$641.479 - $7992 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetThe XCV600E-6BGG560C delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 6-layer metal 0.18 μm CMOS process. These advances make Virtex-E FPGAs powerful and flexible alternatives to mask-programmed gate arrays. The Virtex-E family includes the nine members in XCV600E-6BGG560C Datasheet.
Building on experience gained from Virtex FPGAs, the XCV600E-6BGG560C is an evolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the Virtex-E family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.
RF Data Converter Subsystem Overview
Most Zynq UltraScale+ RFSoCs include an RF data converter subsystem, which contains multiple radio frequency analog to digital converters (RF-ADCs) and multiple radio frequency digital to analog converters (RF-DACs). The high-precision, high-speed, power efficient RF-ADCs and RF-DACs can be individually configured for real data or can be configured in pairs for real and imaginary I/Q data.
Soft Decision Forward Error Correction (SD-FEC) Overview
Some Zynq UltraScale+ RFSoCs include highly flexible soft-decision FEC blocks for decoding and encoding data as a means to control errors in data transmission over unreliable or noisy communication channels. The SD-FEC blocks support low-density parity check (LDPC) decode/encode and Turbo decode for use in 5G wireless, backhaul, DOCSIS, and LTE applications.
Processing System Overview
Zynq UltraScale+ MPSoCs and RFSoCs feature dual and quad core variants of the Arm Cortex-A53 (APU) with dual-core Arm Cortex-R5F (RPU) processing system (PS). Some devices also include a dedicated Arm Mali-400 MP2 graphics processing unit (GPU).
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
FPGA Virtex-E Family 186.624K Gates 15552 Cells 357MHz 0.18um Technology 1.8V 432-Pin BGA
FPGA Virtex-E Family 186.624K Gates 15552 Cells 357MHz 0.18um Technology 1.8V 432-Pin BGA
FPGA Virtex-E Family 186.624K Gates 15552 Cells 357MHz 0.18um Technology 1.8V 560-Pin Metal BGA
Xilinx BGA Special equipment devices and IC
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $682.2074
10+ $672.0252
30+ $661.8430
50+ $651.6608
100+ $641.4786
1+ $684.9294
10+ $684.2505
30+ $683.5717
50+ $682.8929
100+ $682.2141
1+ $684.8615
1+ $684.8615
1+ $865.23
1+ $7991.682
1+ $7991.682
1+ $7991.682
Support