$0 - $0 | 1 Pieces(Min. Order)
Factory Excess Stock / Franchised Distributor
FPGA Virtex-E Family 518.4K Gates 43200 Cells 400MHz 0.18um Technology 1.8V 560-Pin Metal BGA
The Virtex-E FPGA family's XCV2000E-7BG560C delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 6-layer metal 0.18 μm CMOS process. These advances make Virtex-E FPGAs powerful and flexible alternatives to mask-programmed gate arrays.
Building on experience gained from Virtex FPGAs, the XCV2000E-7BG560C is an evolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the Virtex-E family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.
The Xilinx Connecteurs series XCV2000E-7BG560C is Virtex-E 1.8 V Field Programmable Gate Arrays, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com,
and you can also search for other FPGAs products.
RF Data Converter Subsystem Overview
Most Zynq UltraScale+ RFSoCs include an RF data converter subsystem, which contains multiple radio frequency analog to digital converters (RF-ADCs) and multiple radio frequency digital to analog converters (RF-DACs). The high-precision, high-speed, power efficient RF-ADCs and RF-DACs can be individually configured for real data or can be configured in pairs for real and imaginary I/Q data.
Soft Decision Forward Error Correction (SD-FEC) Overview
Some Zynq UltraScale+ RFSoCs include highly flexible soft-decision FEC blocks for decoding and encoding data as a means to control errors in data transmission over unreliable or noisy communication channels. The SD-FEC blocks support low-density parity check (LDPC) decode/encode and Turbo decode for use in 5G wireless, backhaul, DOCSIS, and LTE applications.
Processing System Overview
Zynq UltraScale+ MPSoCs and RFSoCs feature dual and quad core variants of the Arm Cortex-A53 (APU) with dual-core Arm Cortex-R5F (RPU) processing system (PS). Some devices also include a dedicated Arm Mali-400 MP2 graphics processing unit (GPU).
Internet of Things
Number of LABs/CLBs
Number of Logic Elements/Cells
Total RAM Bits
Number of I/O
Number of Gates
Voltage - Supply
1.71V ~ 1.89V
0℃ ~ 85℃ (TJ)
Package / Case
560-LBGA Exposed Pad, Metal
Supplier Device Package