$89.998 - $156 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetThe XCR3384XL-10PQ208CES is targeted for low power systems that include portable, handheld, and power sensitive applications.,includes Fast Zero Power (FZP) design technology that combines low power and high speed. With this design technique, the XCR3384XL-10PQ208CES offers true pin-to-pin speeds of 5.0 ns, while simultaneously delivering power that is less than 56 μW at standby without the need for "turbo bits" or other power down schemes.
By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any other CPLD. XCR3384XL-10PQ208CES devices are the only TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique. The FZP design technique combines fast nonvolatile memory cells with ultra-low power SRAM shadow memory to deliver the industry’s lowest power 3.3V CPLD family.
CoolRunner XPLA3 CPLDs are supported by Xilinx WebPACK software and industry standard CAE tools (Mentor, Cadence/OrCAD, Exemplar Logic, Synopsys, Viewlogic, and Synplicity), using HDL editors with ABEL, VHDL, and Verilog, and/or schematic capture design entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on multiple personal computer (PC), Sun, and HP platforms.The XCR3384XL-10PQ208CES is electrically reprogrammable using industry standard device programmers.
Fast Zero Power (FZP) design technique provides ultra-low power and very high speed
Typical Standby Current of 17 to 18 μA at 25°C
Innovative CoolRunner XPLA3 architecture combines high speed with extreme flexibility
Based on industry`s first TotalCMOS PLD — both CMOS design and process technologies
Advanced 0.35μ five layer metal EEPROM process
3V, In-System Programmable (ISP) using JTAG IEEE 1149.1 interface
Support for complex asynchronous clocking
16 product term clocks and four local control term clocks per function block
Four global clocks and one universal control term clock per device
Excellent pin retention during design changes
Available in commercial grade and extended voltage (2.7V to 3.6V) industrial grade
5V tolerant I/O pins
Input register setup time of 2.5 ns
Single pass logic expandable to 48 product terms
High-speed pin-to-pin delays of 5.0 ns
Slew rate control per output
100% routable
Security bit prevents unauthorized access
Supports hot-plugging capability
Design entry/verification using Xilinx or industry standard CAE tools
Four output enable controls per function block
Foldback NAND for synthesis optimization
Universal 3-state which facilitates "bed of nails" testing
Available in Chip-scale BGA, Fineline BGA, and QFP packages. Pb-free available for most package types. See Xilinx Packaging for more information.
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
60+ $146.4885
120+ $144.5483
240+ $142.608
360+ $140.6678
480+ $138.7275
600+ $136.7873
6000+ $134.847
60+ $117.2600
120+ $115.4560
240+ $113.6520
360+ $111.8480
480+ $110.0440
60+ $145.4185
120+ $143.4924
240+ $141.5663
360+ $139.6402
480+ $137.7142
600+ $135.7881
6000+ $133.862
90+ $131.8722
180+ $130.1256
360+ $128.3789
540+ $126.6323
720+ $124.8856
900+ $123.139
9000+ $121.3923
90+ $117.1610
180+ $117.0440
360+ $116.9280
540+ $116.8120
720+ $97.4400
90+ $131.8722
180+ $130.1256
360+ $128.3789
540+ $126.6323
720+ $124.8856
900+ $123.139
9000+ $121.3923
24+ $97.7672
48+ $96.4723
96+ $95.1773
144+ $93.8824
192+ $92.5875
240+ $91.2925
2400+ $89.9976
60+ $155.8098
60+ $155.8131
60+ $155.8131
90+ $140.1082
1+ $92.9006
90+ $140.1082
24+ $103.9939
1+ $139.2000
Support