$0.177 - $43 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe XCR3128-15PQ160I CPLD (Complex Programmable Logic Device) is the third in a family of CoolRunner CPLDs from Xilinx. These devices combine high speed and zero power in a 128 macrocell CPLD. With the FZP design technique, the XCR3128-15PQ160I offers true pin-to-pin speeds of 10 ns, while simultaneously delivering power that is less than 100 µA at standby without the need for ‘turbo-bits’ or other power-down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD. These devices are the first TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique. For 5V applications, Xilinx also offers the high speed XCR5128 CPLD that offers these features in a full 5V implementation.
The Xilinx FZP CPLDs utilize the patented XPLA
(eXtended Programmable Logic Array) architecture. The
XPLA architecture combines the best features of both PLA
and PAL type structures to deliver high speed and flexible
logic allocation that results in superior ability to make
design changes with fixed pinouts. The XPLA structure in
each logic block provides a fast 10 ns PAL path with five
dedicated product terms per output. This PAL path is joined
by an additional PLA structure that deploys a pool of 32
product terms to a fully programmable OR array that can
allocate the PLA product terms to any output in the logic
block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as
37 product terms on an output. The speed with which logic
is allocated from the PLA array to an output is only 2.5 ns,
regardless of the number of PLA product terms used, which
results in worst case tPD’s of only 12.5 ns from any pin to
any other pin. In addition, logic that is common to multiple
outputs can be placed on a single PLA product term and
shared across multiple outputs via the OR array, effectively
increasing design density.
The XCR3128-15PQ160I CPLDs are supported by industry standard
CAE tools (CadencE/OrCAD, Exemplar Logic, Mentor,
Synopsys, Synario, Viewlogic, and Synplicity), using text
(ABEL, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional
and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting
uses a Xilinx developed tool, XPLA Professional The XCR3128-15PQ160I CPLD is electrically reprogrammable using
industry standard device programmers from vendors such
as Data I/O, BP Microsystems, SMS, and others. The
XCR3128-15PQ160I also includes an industry-standard, IEEE 1149.1,
JTAG interface through which in-system programming
(ISP) and reprogramming of the device is supported.
• Industry's first TotalCMOS PLD - both CMOS design and process technologies
• Fast Zero Power (FZP) design technique provides ultra-low power and very high speed
• IEEE 1149.1-compliant, JTAG Testing Capability
- Four pin JTAG interface (TCK, TMS, TDI, TDO)
- IEEE 1149.1 TAP Controller
- JTAG commands include: Bypass, Sample/Preload, Extest, Usercode, Idcode, HighZ
• 3.3V, In-System Programmable (ISP) using the JTAG interface
- On-chip supervoltage generation
- ISP commands include: Enable, Erase, Program, Verify
- Supported by multiple ISP programming platforms
• High speed pin-to-pin delays of 10 ns
• Ultra-low static power of less than 100 µA
• 100% routable with 100% utilization while all pins and all macrocells are fixed
• Deterministic timing model that is extremely simple to use
• Four clocks available
• Programmable clock polarity at every macrocell
• Support for asynchronous clocking
• Innovative XPLA architecture combines high-speed with extreme flexibility
• 1000 erase/program cycles guaranteed
• 20 years data retention guaranteed
• Logic expandable to 37 product terms
• PCI compliant
• Advanced 0.5µ E2CMOS process
• Security bit prevents unauthorized access
• Design entry and verification using industry standard and Xilinx CAE tools
• Reprogrammable using industry standard device programmers
• Innovative control term structure provides either sum terms or product terms in each logic block for:
- Programmable 3-state buffer
- Asynchronous macrocell register preset/reset
- Programmable global 3-state pin facilitates "bed of nails" testing without using logic resources
- Available in PLCC, VQFP, and PQFP packages
- Available in both commercial and industrial grades
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
198+ $32.6537
396+ $30.2875
792+ $25.555
1188+ $23.1888
1584+ $21.0119
1980+ $18.4564
19800+ $17.3206
90+ $35.9922
180+ $33.3841
360+ $28.1678
540+ $25.5597
720+ $23.1602
900+ $20.3434
9000+ $19.0915
90+ $43.4138
180+ $40.2679
360+ $33.976
540+ $30.8301
720+ $27.9358
900+ $24.5382
9000+ $23.0282
90+ $28.7569
180+ $26.673
360+ $22.5054
540+ $20.4215
720+ $18.5044
900+ $16.2539
9000+ $15.2536
90+ $28.7569
180+ $26.673
360+ $22.5054
540+ $20.4215
720+ $18.5044
900+ $16.2539
9000+ $15.2536
198+ $16.5473
1+ $18.1179
1+ $21.7995
1+ $14.4943
1+ $14.4943
1+ $18.0000
1+ $18.0500
1+ $0.6700
10+ $0.4980
100+ $0.3700
500+ $0.3130
1000+ $0.2420
3000+ $0.2140
9000+ $0.1860
24000+ $0.1790
45000+ $0.1770
1+ $12.0000
1+ $14.4000
Support