$7.5 - $30 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe XCR3064-10PQ100C CPLD (Complex Programmable Logic Device) is the second in a family of CoolRunner CPLDs from Xilinx. These devices combine high speed and zero power in a 64 macrocell CPLD. With the FZP design technique, the XCR3064-10PQ100C offers true pin-to-pin speeds of 10 ns, while simultaneously delivering power that is less than 50 µA at standby without the need for “turbo-bits” or other power-down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any other CPLD.
These devices are the first TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique. For 5V applications, Xilinx also offers the high speed XCR5064 CPLD that offers these features in a full 5V implementation. The Xilinx FZP CPLDs utiize the patented XPLA (eXtended Programmable Logic Array) architecture. The XPLA architecture combines the best features of both PLA and PAL type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA structure in each logic block provides a fast 10 ns PAL path with five dedicated product terms per output. This PAL path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block.
This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2.5 ns, regardless of the number of PLA product terms used, which results in worst case tPD's of only 12.5 ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.
The XCR3064-10PQ100C CPLDs are supported by industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor, Synopsys, Synario, Viewlogic, and Synplicity), using text (ABEL, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses a Xilinx developed tool, XPLA Professional (available on the Xilinx web site). The XCR3064-10PQ100C CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others.
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
90+ $29.9019
180+ $27.7351
360+ $23.4015
540+ $21.2347
720+ $19.2412
900+ $16.9011
9000+ $15.861
180+ $16.0234
360+ $14.8623
540+ $12.54
900+ $11.3789
1800+ $10.3107
9000+ $9.0567
18000+ $8.4994
180+ $19.9957
360+ $18.5467
540+ $15.6488
900+ $14.1998
1800+ $12.8668
9000+ $11.3019
18000+ $10.6064
416+ $17.7942
832+ $16.5047
1664+ $13.9259
2496+ $12.6364
3328+ $11.4502
4160+ $10.0576
41600+ $9.4386
360+ $18.7114
720+ $17.3555
1440+ $14.6437
2160+ $13.2878
2880+ $12.0404
3600+ $10.576
36000+ $9.9252
360+ $18.875
720+ $17.5072
1440+ $14.7717
2160+ $13.404
2880+ $12.1457
3600+ $10.6685
36000+ $10.012
90+ $14.0109
180+ $7.5491
180+ $9.3607
416+ $8.3341
360+ $8.7568
360+ $8.7568
1+ $7.5000
1+ $9.3000
1+ $8.2800
Support