$28.29 - $661.765 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetThe XC95288-20HQ208I is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of 16 54V18 Function Blocks, providing 6,400 usable gates with propagation delays of 6 ns.
Power Estimation
Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. To help reduce power dissipation, each macrocell in a XC9500XL device may be configured for low-power mode (from the default high-performance mode). In addition, unused product-terms and macrocells are automatically deactivated by the software to further conserve power. For a general estimate of ICC, the following equation may be used:
ICC(mA) = MCHS(0.175*PTHS + 0.345) + MCLP(0.052*PTLP
+ 0.272) + 0.04 * MCTOG(MCHS +MCLP)* f
where:
MCHS = # macrocells in high-speed configuration
PTHS = average number of high-speed product terms per macrocell
MCLP = # macrocells in low power configuration
PTLP = average number of low power product terms per macrocell
f = maximum clock frequency
MCTOG = average % of flip-flops toggling per clock (~12%)
This calculation was derived from laboratory measurements of an XC9500XL part filled with 16-bit counters and allowing a single output (the LSB) to be enabled. The actual ICC value varies with the design application and should be verified during normal system operation.
288 macrocells with 6,400 usable gates
Available in small footprint packages
144-pin TQFP (117 user I/O pins)
208-pin PQFP (168 user I/O pins)
280-pin CSP (192 user I/O pins)
256-pin FBGA (192 user I/O pins)
Optimized for high-performance 2.5V systems
Low power operation
Multi-voltage operation
Advanced system features
In-system programmable
Four separate output banks
Superior pin-locking and routability with Fast CONNECT II switch matrix
Extra wide 54-input Function Blocks
Up to 90 product-terms per macrocell with individual product-term allocation
Local clock inversion with three global and one product-term clocks
Individual output enable per output pin
Input hysteresis on all user and boundary-scan pin inputs
Bus-hold ciruitry on all user pin inputs
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
20 year data retention
ESD protection exceeding 2,000V
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Programmable Type | In System Programmable (min 10K program/erase cycles) |
Delay Time tpd(1) Max | 20.0ns |
Voltage Supply - Internal | 4.5V ~ 5.5V |
Number of Logic Elements/Blocks | 16 |
Number of Macrocells | 288 |
Number of Gates | 6400 |
Number of I/O | 168 |
Operating Temperature | -40℃ ~ 85℃ (TA) |
Mounting Type | Surface Mount |
Package / Case | 208-BFQFP Exposed Pad |
Supplier Device Package | 208-PQFP (28x28) |
90+ $62.3609
180+ $57.842
360+ $48.8042
540+ $44.2853
720+ $40.1279
900+ $35.2475
9000+ $33.0784
90+ $78.0899
180+ $72.4312
360+ $61.1138
540+ $55.4552
720+ $50.2491
900+ $44.1378
9000+ $41.4216
48+ $71.2429
96+ $66.0804
144+ $55.7553
240+ $50.5928
480+ $45.8433
2400+ $40.2677
4800+ $37.7897
90+ $28.6257
90+ $35.8122
48+ $32.6719
1+ $34.6629
25+ $31.7056
100+ $30.6178
1+ $33.5955
1+ $31.4318
25+ $28.7488
100+ $28.5839
1+ $31.1400
25+ $28.4400
90+ $28.2900
1+ $38.8800
25+ $35.5800
90+ $35.4300
1+ $35.5200
24+ $32.4600
120+ $32.3200
1+ $37.4200
1+ $34.1900
1+ $31.0400
Support