$58.264 - $176 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe Zynq-7000 family XC7Z010-3CLG400C is based on the Xilinx SoC architecture. These products integrate a feature-rich dual-core or single-core ARM Cortex-A9 based processing system (PS) and 28 nm Xilinx programmable logic (PL) in a single device. The ARM Cortex-A9 CPUs are the heart of the PS and also include on-chip memory, external memory interfaces, and a rich set of peripheral connectivity interfaces.
The XC7Z010-3CLG400C SoCs are available in -3, -2, -2LI, -1, and -1LQ speed grades, with -3 having the highest performance. The -2LI devices operate at programmable logic (PL) VCCINT/VCCBRAM = 0.95V and are screened for lower maximum static power. The speed specification of a -2LI device is the same as that of a -2 device. The -1LQ devices operate at the same voltage and speed as the -1Q devices and are screened for lower power. Zynq XC7Z010-3CLG400C device DC and AC characteristics are specified in commercial, extended, industrial, and expanded (Q-temp) temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in the commercial, extended, or industrial temperature ranges. All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.
Configurable Logic Blocks (CLB)
• Look-up tables (LUT)
• Flip-flops
• Cascadeable adders
36 Kb Block RAM
• True Dual-Port
• Up to 72 bits wide
• Configurable as dual 18 Kb block RAM
DSP Blocks
• 18 x 25 signed multiply
• 48-bit adder/accumulator
• 25-bit pre-adder
Programmable I/O Blocks
• Supports LVCMOS, LVDS, and SSTL
• 1.2V to 3.3V I/O
• Programmable I/O delay and SerDes
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Logic Cells (K) | 28 |
Block RAM (Mb) | 2.1 |
DSP Slices | 80 |
Maximum I/O Pins | 100 |
Maximum Transceiver Count | - |
1+ $113.7261
160+ $152.6638
320+ $141.6012
640+ $119.476
960+ $108.4135
1280+ $98.2359
1600+ $86.2883
16000+ $80.9782
160+ $175.6097
320+ $162.8843
640+ $137.4337
960+ $124.7083
1280+ $113.001
1600+ $99.2577
16000+ $93.1495
90+ $165.9874
180+ $153.9594
360+ $129.9032
540+ $117.8751
720+ $106.8093
900+ $93.819
9000+ $88.0455
160+ $73.5882
1+ $58.264
1+ $67.7209
1+ $67.0212
1+ $77.8984
160+ $63.2453
1+ $69.9809
1+ $75.6415
1+ $60.6400
1+ $66.4300
1+ $72.5200
Support