$0 - $0 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe XC7354-10PC44C is a high performance CPLD providing general purpose logic integration. It consists of two PAL-like 24V9 Fast Function Blocks and four High Density Function Blocks interconnected by the 100%-populated Universal Interconnect Matrix (UIM).
The XC7354-10PC44C features a power-management scheme that permits non-speed-critical paths of a design to be operated at reduced power. Overall power dissipation is often reduced significantly, since, in most systems only a few paths are speed critical. Macrocells can individually be specified for high performance or low power operation by adding attributes to the logic schematic, or declaration statements to the behavioral description. To minimize power dissipation, unused Function Blocks are turned off and unused macrocells in used Function Blocks are configured for low power operation.
Operating current for each design can be approximated for specific operating conditions using the following equation:
pecific operating conditions using the following equation:
ICC (mA)=MCHP (3.0) + MCLP (2.6) +
MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
• High-performance Complex Programmable Logic Devices (CPLDs)
- 7.5 ns pin-to-pin speeds on all fast inputs
- Up to 125 MHz maximum clock frequency
• 100% PCI compliant
• 18 outputs with 24 mA drive
• I/O operation at 3.3 V or 5 V
• Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
• 100% interconnect matrix
- Maximizes resource utilization
- Wire-AND capability via SMARTswitch
• High-speed arithmetic carry network
- 1 ns ripple-carry delay per bit
- 61 MHz 18-bit accumulators
• Multiple independent clocks
• Up to 54 inputs programmable as direct, latched, or registered
• Power management options
• Multiple security bits for design protection
• 54 macrocells with programmable I/O architecture
• Advanced Dual-Block architecture
- 2 Fast Function Blocks
- 4 High-Density Function Blocks
• 0.8 µ CMOS EPROM technology
• Available in 44-pin and 68-pin PLCC and CLCC packages
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Support