$0 - $0 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetThe Virtex-II family is a platform FPGA developed for high performance from low-density to high-density designs that are based on IP cores and customized modules. The family delivers complete solutions for telecommunication, wireless, networking, video, and DSP applications, including PCI, LVDS, and DDR interfaces.
The leading-edge 0.15 µm / 0.12 µm CMOS 8-layer metal process and the Virtex-II architecture are optimized for high speed with low power consumption. Combining a wide variety of flexible features and a large range of densities up to 10 million system gates, the Virtex-II family enhances programmable logic design capabilities and is a powerful alternative to mask-programmed gates arrays. As shown in Table 1, the Virtex-II family comprises 11 members, ranging from 40K to 8M system gates.
Table 1: Virtex-II Field-Programmable Gate Array Family Members
DeviceSystem GatesCLB(1 CLB = 4 slices = Max 128 bits)
Multiplier BlocksSelectRAM BlocksDCMsMax I/O Pads(1)Array Row x Col.SlicesMaximum Distributed RAM Kbits18 Kbit BlocksMax RAM (Kbits)XC2V4040K8 x 825684472488XC2V8080K16 x 851216881444120XC2V250250K24 x 161,5364824244328200XC2V500500K32 x 243,0729632325768264XC2V10001M40 x 325,12016040407208432XC2V15001.5M48 x 407,68024048488648528XC2V20002M56 x 4810,75233656561,0088624XC2V30003M64 x 5614,33644896961,72812720XC2V40004M80 x 7223,0407201201202,16012912XC2V60006M96 x 8833,7921,0561441442,592121,104XC2V80008M112 x 10446,5921,4561681683,024121,108 The Xilinx FPGAs (Field Programmable Gate Array) series XC2V40-5FGG256C is 40000 SYSTEM GATE 1.5 VOLT FPGA, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products.RocketIO / RocketIO X MGT Cores
The RocketIO and RocketIO X Multi-Gigabit Transceivers are flexible parallel-to-serial and serial-to-parallel embedded transceiver cores used for high-bandwidth interconnection between buses, backplanes, or other subsystems. Multiple user instantiations in an FPGA are possible, providing up to 100 Gb/s (RocketIO) or 170 Gb/s (RocketIO X) of full-duplex raw data transfer. Each channel can be operated at a maximum data transfer rate of 3.125 Gb/s (RocketIO) or 6.25 Gb/s (RocketIO X).
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Number of LABs/CLBs | 64 |
Total RAM Bits | 73728 |
Number of I/O | 88 |
Number of Gates | 40000 |
Voltage - Supply | 1.425V ~ 1.575V |
Mounting Type | Surface Mount |
Operating Temperature | 0℃ ~ 85℃ (TJ) |
Package / Case | 256-BGA |
Supplier Device Package | 256-FBGA (17x17) |
Support