$4.719 - $7 /Piece | 1 Piece/Pieces (Min. Order)
Xilinx
QFP
-
-
Factory Excess Stock / Franchised Distributor
CoolRunner-II CPLD
CoolRunner-II CPLD Family
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe XC2C64A-2VQG44C of CoolRunner-II 128-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand-by and dynamic operation, overall system reliability is improved
This XC2C64A-2VQG44C device consists of eight Function Blocks inter-connected by a low power Advanced Interconnect Matrix (AIM). The AIM feeds 40 true and complement inputs to each Function Block. The Function Blocks consist of a 40 by 56 P-term PLA and 16 macrocells which contain numerous configuration bits that allow for combinational or registered modes of operation.
Additionally, these registers can be globally reset or preset and configured as a D or T flip-flop or as a D latch. There are also multiple clock signals, both global and local product term types, configured on a per macrocell basis. Output pin configurations include slew rate limit, bus hold, pull-up, open drain and programmable grounds. A Schmitt-trigger input is available on a per input pin basis. In addition to storing macrocell output states, the macrocell registers may be configured as direct input registers to store signals directly from input pins.
Clocking is available on a global or Function Block basis. Three global clocks are available for all Function Blocks as a synchronous clock source. Macrocell registers can be individually configured to power up to the zero or one state. A global set/reset control line is also available to asynchronously set or reset selected registers during operation. Additional local clock, synchronous clock-enable, asynchronous set/reset and output enable signals can be formed using product terms on a per-macrocell or per-Function Block basis.
A DualEDGE flip-flop feature is also available on a per macrocell basis. This feature allows high performance synchronous operation based on lower frequency clocking to help reduce the total power consumption of the XC2C64A-2VQG44C device.
By mapping a signal to the DataGATE function, lower power can be achieved due to reduction in signal switching.
Another feature that eases voltage translation is I/O banking. Two I/O banks are available on the CoolRunner-II 128 macrocell device that permit easy interfacing to 3.3V, 2.5V, 1.8V, and 1.5V devices.
The XC2C64A-2VQG44C CPLD is I/O compatible with various JEDEC I/O standards (see Table 1). This device is also 1.5V I/O compatible with the use of Schmitt-trigger inputs.
• In-System Programmable PROMs for Configuration of Xilinx FPGAs
• Low-Power Advanced CMOS NOR Flash Process
• Endurance of 20,000 Program/Erase Cycles
• Operation over Full Industrial Temperature Range (–40°C to +85°C)
• IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing
• JTAG Command Initiation of Standard FPGA Configuration
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $6.1676
10+ $5.9818
30+ $5.6846
50+ $5.5359
100+ $5.2759
250+ $4.9415
500+ $4.7186
360+ $6.0742
370+ $6.0682
730+ $6.0621
1800+ $6.0561
3600+ $6.0501
320+ $5.3397
640+ $5.2738
960+ $5.2095
1600+ $5.1467
3200+ $5.0855
8000+ $4.9672
16000+ $4.8543
1+ $6.0200
360+ $6.0736
1+ $6.6500
25+ $6.5100
100+ $6.5000
1+ $5.3500
25+ $5.2500
1+ $6.6500
25+ $6.5100
100+ $6.5000
1+ $5.7000
25+ $5.6000
100+ $5.5900
1+ $6.1000
25+ $6.0200
1+ $6.1000
25+ $6.0200
1+ $6.1000
25+ $6.0200
1+ $6.1000
25+ $6.0200
1+ $5.3500
25+ $5.2500
1+ $5.3500
25+ $5.2500
Support