This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > CoolRunner-II CPLD > XC2C128-7VQ100C
XC2C128-7VQ100C

Images are for reference only.

XC2C128-7VQ100C

Get Latest Price >

$4.439 - $14.706 | 1 Pieces(Min. Order)

Xilinx

VTQFP-100

No RoHS

Active

Factory Excess Stock / Franchised Distributor

CPLDs

CPLD CoolRunner -II Family 3K Gates 128 Macro Cells 152MHz 0.18um Technology 1.8V 100-Pin VTQFP

Do you want to buy more and get a better price for XC2C128-7VQ100C? Please fill in the short form below:
quantity
email
contact
company
content

XC2C128-7VQ100C FPGAs Overview

The CoolRunner-II 128-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand-by and dynamic operation, overall system reliability is improved

This device consists of eight Function Blocks inter-connected by a low power Advanced Interconnect Matrix (AIM). The AIM feeds 40 true and complement inputs to each Function Block. The Function Blocks consist of a 40 by 56 P-term PLA and 16 macrocells which contain numerous configuration bits that allow for combinational or registered modes of operation.

Additionally, these registers can be globally reset or preset and configured as a D or T flip-flop or as a D latch. There are also multiple clock signals, both global and local product term types, configured on a per macrocell basis. Output pin configurations include slew rate limit, bus hold, pull-up, open drain and programmable grounds. A Schmitt-trigger input is available on a per input pin basis. In addition to storing macrocell output states, the macrocell registers may be configured as direct input registers to store signals directly from input pins.

Clocking is available on a global or Function Block basis. Three global clocks are available for all Function Blocks as a synchronous clock source. Macrocell registers can be individually configured to power up to the zero or one state. A global set/reset control line is also available to asynchronously set or reset selected registers during operation. Additional local clock, synchronous clock-enable, asynchronous set/reset and output enable signals can be formed using product terms on a per-macrocell or per-Function Block basis.

A DualEDGE flip-flop feature is also available on a per macrocell basis. This feature allows high performance synchronous operation based on lower frequency clocking to help reduce the total power consumption of the device.

Circuitry has also been included to divide one externally supplied global clock (GCK2) by eight different selections. This yields divide by even and odd clock frequencies.

The use of the clock divide (division by 2) and DualEDGE flip-flop gives the resultant CoolCLOCK feature

DataGATE is a method to selectively disable inputs of the CPLD that are not of interest during certain points in time.

By mapping a signal to the DataGATE function, lower power can be achieved due to reduction in signal switching.

Another feature that eases voltage translation is I/O banking. Two I/O banks are available on the CoolRunner-II 128 macrocell device that permit easy interfacing to 3.3V, 2.5V, 1.8V, and 1.5V devices.

The CoolRunner-II 128 macrocell CPLD is I/O compatible with various JEDEC I/O standards (see Table 1). This device is also 1.5V I/O compatible with the use of Schmitt-trigger inputs.

Table 1: I/O Standards for XC2C128(1)

IOSTANDARD AttributeOutput VCCIOInput VCCIOInput VREFBoard Termination Voltage VTTLVTTL3.33.3N/AN/ALVCMOS333.33.3N/AN/ALVCMOS252.52.5N/AN/ALVCMOS181.81.8N/AN/ALVCMOS15(2)1.51.5N/AN/AHSTL_11.51.50.750.75SSTL2_12.52.51.251.25SSTL3_13.33.31.51.5 The Xilinx CPLDs series XC2C128-7VQ100C is 128 MACROCELL 1.8V ZERO POWER ISP CPLD, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products.

Features

• Endurance of 20,000 Program/Erase Cycles

• Operation over Full Industrial Temperature Range (–40°C to +85°C)

• IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing

• JTAG Command Initiation of Standard FPGA Configuration

• In-System Programmable PROMs for Configuration of Xilinx FPGAs

• Low-Power Advanced CMOS NOR Flash Process

FAQ

  • Q: Does the price of XC2C128-7VQ100C devices fluctuate frequently?
  • The FPGAkey search engine monitors the XC2C128-7VQ100C inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
  • Q: Do I have to sign up on the website to make an inquiry for XC2C128-7VQ100C?
  • No, only submit the quantity, email address and other contact information required for the inquiry of XC2C128-7VQ100C, but you need to sign up for the post comments and resource downloads.
  • Q: How can I obtain software development tools related to the Xilinx FPGA platform?
  • In FPGA/CPLD design tools, Xilinx's Vivado Design Suite is easy to use, it is very user-friendly in synthesis and implementation, and it is easier to use than ISE design tools; The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
  • Q: Where can I purchase Xilinx XC2C128 Development Boards, Evaluation Boards, or CoolRunner-II CPLD Starter Kit? also provide technical information?
  • FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
  • Q: How to obtain XC2C128-7VQ100C technical support documents?
  • Enter the "XC2C128-7VQ100C" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  • Q: What should I do if I did not receive the technical support for XC2C1287VQ100C in time?
  • Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the XC2C128-7VQ100C pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

Technical Attributes

  • Programmable Type

    In System Programmable

  • Delay Time tpd(1) Max

    7.0ns

  • Voltage Supply - Internal

    1.7V ~ 1.9V

  • Number of Logic Elements/Blocks

    8

  • Number of Macrocells

    128

  • Number of Gates

    3000

  • Number of I/O

    80

  • Operating Temperature

    0℃ ~ 70℃ (TA)

  • Mounting Type

    Surface Mount

  • Package / Case

    100-TQFP

  • Supplier Device Package

    100-VQFP (14x14)

Technical Documents

  • XC2C128 Technical Support PDF Datasheet Overview Download>>

XC2C128-7VQ100C PDF Preview

XC2C128-7VQ100C Tags

  • Xilinx XC2C128
  • XC2C128 development board
  • CoolRunner-II CPLD evaluation kit
  • Xilinx CoolRunner-II CPLD development board
  • CoolRunner-II CPLD starter kit
  • CoolRunner-II CPLD XC2C128
  • XC2C128 reference design
  • XC2C128 evaluation board
  • XC2C128-7VQ100C Datasheet PDF

Other Authorized Distributors (Fpgakey will provide Competitive price from all franchised resource.)

  • DISTRIBUTOR
  • PART NUMBER
  • MANUFACTURER
  • DESCRIPTION
  • STOCK
  • PRICE
  • BUY
  • avnet
  • XC2C128-7VQ100C
  • Xilinx
  • CPLD CoolRunner -II Family 3K Gates 128 Macro Cells 152MHz 0.18um (CMOS) Technology 1.8V 100-Pin VTQFP - Trays (Alt: XC2C128-7VQ100C)RoHS: Not Compliant
  • 0
  • 180+ $8.9789
    360+ $8.9700
    540+ $8.9611
    900+ $8.9522
    1800+ $7.6200

  • digikey
  • XC2C128-7VQ100C
  • XILINX INC.
  • IC CPLD 128MC 7NS 100VQFP
  • 0
  • 180+ $10.4879

  • mouser
  • XC2C128-7VQ100C
  • Xilinx
  • CPLD - Complex Programmable Logic Devices XC2C128-7VQ100C
  • 426
  • 1+ $9.0500
    25+ $8.8900
    100+ $8.8800

  • newark
  • XC2C128-7VQ100C.
  • Xilinx
  • 149
  • 1+ $8.1900

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.