$1.08 - $3 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe Spartan XC17S300APD8C provides an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams.
When the Spartan device is in Master Serial mode, it generates a configuration clock that drives the Spartan FPGA PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the Spartan device DIN pin. The XC17S300APD8C device generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When a Spartan device is in Slave Serial mode, the PROM and the Spartan device must both be clocked by an incoming signal.
Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan, and Spartan-XL FPGAs
Simple interface to the Spartan device requires only one user I/O pin
Programmable reset polarity (active High or active Low)
Low-power CMOS floating-gate process
Available in 5V and 3.3V versions
Available in compact plastic 8-pin DIP, 8-pin VOIC, or 20-pin SOIC packages
Programming support by leading programmer manufacturers
Lead-free (RoHS-compliant) packaging available
Design support using the Xilinx Alliance and Foundation series software packages
Guaranteed 20 year life data retention
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
103+ $3.2562
110+ $3.2076
210+ $3.1590
520+ $3.1104
1100+ $3.0618
1000+ $1.4529
1000+ $1.2006
1+ $1.9600
10+ $1.5600
100+ $1.4700
250+ $1.3100
500+ $1.2300
1000+ $1.1400
2000+ $1.1200
5000+ $1.1000
1000+ $1.1300
2000+ $1.1200
4000+ $1.1100
6000+ $1.1000
10000+ $1.0800
1000+ $1.1200
2000+ $1.1000
3000+ $1.0800
Support