$120.402 - $133.780 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe Xilinx XA6SLX75-3FGG484Q FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. XA6SLX75-3FGG484Q offers a new, more efficient, dual-register 6-input look-up table (LUT) logic and a rich selection of built-in system-level blocks. These include 18 Kb (2 x 9 Kb) block RAMs, second generation DSP48A1 slices, SDRAM memory controllers, enhanced mixed-mode clock management blocks, SelectIO technology, power-optimized high-speed serial transceiver blocks, PCI Express compatible Endpoint blocks, advanced system-level power management modes, auto-detect configuration options, and enhanced IP security with AES and Device DNA protection. These features provide a low-cost programmable alternative to custom ASIC products with unprecedented ease of use.
The Xilinx XA6SLX75-3FGG484Q FPGAs offer the best solution for flexible and scalable high-volume logic designs, high-bandwidth parallel DSP processing designs, and cost-sensitive applications where multiple interfacing standards are required. programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components that enable designers to focus on innovation as soon as their development cycle begins.
The Xilinx Embedded - FPGAs (Field Programmable Gate Array) series XA6SLX75-3FGG484Q is FPGA XA Spartan-6 Family 74637 Cells 45nm (CMOS) Technology 1.2V 484Pin FBGA, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products.• High performance 1.2V core voltage (LX and LXT FPGAs, -2 and -3 speed grades)
• Multi-voltage, multi-standard SelectIO interface banks
• Up to 1,080 Mb/s data transfer rate per differential I/O
• Low-cost HSTL and SSTL memory interfaces
• High-speed interfaces including: Serial ATA and PCI Express
• Multi-port bus structure with independent FIFO to reduce design timing issues
• Abundant logic resources with increased logic capacity
• Optional shift register or distributed RAM support
• Efficient 6-input LUTs improve performance and minimize power
• Enhanced security for design protection
• Unique Device DNA identifier for design authentication
• Integrated Endpoint block for PCI Express designs (LXT)
• Faster embedded processing with enhanced, low cost, MicroBlaze 32-bit soft processor
• Industry-leading IP and reference designs
• Strong automotive-specific third-party ecosystem with IP, development boards, and design services
Block RAM
Every Spartan-6 FPGA has between 12 and 268 dual-port block RAMs, each storing 18 Kb. Each block RAM has two completely independent ports that share only the stored data.
Synchronous Operation
Each memory access, whether read or write, is controlled by the clock. All inputs, data, address, clock enables, and write enables are registered. The data output is always latched, retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation in dual-port mode, the data output can reflect either the previously stored data, the newly written data, or remain unchanged.
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Number of LABs/CLBs | 5831 |
Number of Logic Elements/Cells | 74637 |
Total RAM Bits | 3170304 |
Number of I/O | 280 |
Voltage - Supply | 1.14V ~ 1.26V |
Mounting Type | Surface Mount |
Operating Temperature | -40℃ ~ 125℃ (TJ) |
Package / Case | 484-BBGA |
Supplier Device Package | 484-FBGA (23x23) |
1+ $168.4211
2+ $166.2338
3+ $164.1026
5+ $162.0253
10+ $158.0247
25+ $154.2169
50+ $150.5882
2+ $195.1285
Support