$91.881 - $381 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe Xilinx XA6SLX45T-2CSG324I FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. Built on a mature 45 nm low-power copper process technology that delivers the optimal balance of cost, power, and performance, the XA6SLX45T-2CSG324I offers a new, more efficient, dual-register 6-input look-up table (LUT) logic and a rich selection of built-in system-level blocks. These include 18 Kb (2 x 9 Kb) block RAMs, second generation DSP48A1 slices, SDRAM memory controllers, enhanced mixed-mode clock management blocks, SelectIO technology, power-optimized high-speed serial transceiver blocks, PCI Express compatible Endpoint blocks, advanced system-level power management modes, auto-detect configuration options, and enhanced IP security with AES and Device DNA protection.
These features provide a low-cost programmable alternative to custom ASIC products with unprecedented ease of use. XA6SLX45T-2CSG324I offer the best solution for flexible and scalable high-volume logic designs, high-bandwidth parallel DSP processing designs, and cost-sensitive applications where multiple interfacing standards are required. XA6SLX45T-2CSG324I FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components that enable designers to focus on innovation as soon as their development cycle begins.
• XA Spartan-6 Family:
• DDR, DDR2, DDR3, and LPDDR support
• Low noise, flexible clocking
• Digital Clock Managers (DCMs) eliminate clock skew and duty cycle distortion
• Phase-Locked Loops (PLLs) for low-jitter clocking
• Frequency synthesis with simultaneous multiplication, division, and phase shifting
• Sixteen low-skew global clock networks
• Simplified configuration, supports low-cost standards
• 2-pin auto-detect configuration
• Broad third-party SPI (up to x4) and NOR flash support
• Enhanced security for design protection
• Unique Device DNA identifier for design authentication
• AES bitstream encryption in the XA6SLX75, XA6SLX75T, and XA6SLX100 devices
• Integrated Endpoint block for PCI Express designs (LXT)
• Strong automotive-specific third-party ecosystem with IP, development boards, and design services
Block RAM
Every Spartan-6 FPGA has between 12 and 268 dual-port block RAMs, each storing 18 Kb. Each block RAM has two completely independent ports that share only the stored data.
Synchronous Operation
Each memory access, whether read or write, is controlled by the clock. All inputs, data, address, clock enables, and write enables are registered. The data output is always latched, retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation in dual-port mode, the data output can reflect either the previously stored data, the newly written data, or remain unchanged.
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $113.6053
10+ $113.3205
30+ $113.0358
50+ $112.7511
100+ $112.4664
60+ $338.1651
120+ $313.6603
240+ $264.6509
360+ $264.6509
480+ $217.6019
600+ $191.1368
6000+ $179.3745
1+ $124.9169
10+ $124.6038
30+ $124.2908
50+ $123.9777
100+ $123.6646
60+ $120.8553
120+ $119.2857
180+ $117.7564
300+ $116.2658
600+ $113.3951
1500+ $110.6626
3000+ $108.0588
60+ $380.7044
120+ $353.1171
240+ $297.9425
360+ $270.3553
480+ $244.975
600+ $215.1807
6000+ $201.9388
4+ $91.8805
1+ $93.5200
60+ $105.7226
4+ $101.1321
60+ $103.8158
60+ $116.2455
1+ $130.9700
1+ $160.6700
1+ $130.9700
Support