IOB (Input Output Block) is a programmable input and output unit, which is the interface between fpga and external circuits. Used to complete the driving and matching requirements for input/output signals under different electrical characteristics.
In order to facilitate management and adapt to multiple electrical standards, the IOB of FPGA is divided into several banks. The interface standard of each bank is determined by its interface voltage VCCO. A bank can only have one VCCO, but VCCO of different banks can different. Only ports of the same electrical standard can be connected together. The same VCCO voltage is the basic condition of the interface standard.
The I/O in the FPGA is classified into groups, and each group can independently support different I/O standards. Through the flexible configuration of the software, it can adapt to different electrical standards and I/O physical characteristics, can adjust the size of the drive current, and can change the up and down resistance. The frequency of I/O ports is also getting higher and higher. Some high-end FPGAs can support data rates up to 2Gbps through DDR register technology.
In order to facilitate management and adapt to a variety of electrical standards, the IOB of FPGA is divided into several banks. The interface standard of each bank is determined by its interface voltage VCCO. A bank can only have one VCCO, but different banks of VCCO can different. Only ports of the same electrical standard can be connected together. The same VCCO voltage is the basic condition of the interface standard.
CPLD CoolRunner -II Family 6K Gates 256 Macro Cells 152MHz 0.18um Technology 1.8V 208-Pin PQFP
Xilinx QFP
Xilinx 456-BBG
FPGA XC5200 Family 10K Gates 784 Cells 83MHz 0.5um Technology 5V 208-Pin PQFP
FPGA XC4000E Family 25K Gates 2432 Cells 0.35um Technology 5V 304-Pin HSPQFP EP
Support
