This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > LCA

LCA

LCA=Logic Cell Array. The logic cell array includes three parts: CLB (Configurable Logic Block), IOB (Input Output Block) and Interconnect.

LCA

How FPGA works

FPGA adopts the concept of LCA (Logic Cell Array), which includes three parts: Configurable Logic Block (CLB), IOB (Input Output Block), and Interconnect. Field programmable gate array (FPGA) is a programmable device. Compared with traditional logic circuits and gate arrays (such as PAL, GAL and CPLD devices), FPGA has a different structure. FPGA uses a small lookup table (16×1RAM) to implement combinational logic, and each lookup table is connected to a D flip-flop The input terminal, the trigger and then drive other logic circuits or drive I/O, thereby forming a basic logic unit module that can realize combinational logic functions and sequential logic functions. These modules are connected or connected to each other by metal wires To the I/O module. FPGA logic is realized by loading programming data to the internal static storage unit. The value stored in the memory unit determines the logic function of the logic unit and the connection between modules or between modules and I/O, and finally determines The logic function of the logic unit and the connection between the modules or between the modules and the I/O ultimately determine the functions that the FPGA can achieve, and the FPGA allows unlimited programming.

FPGA chip structure

The current mainstream FPGA is still based on look-up table technology, which has far exceeded the basic performance of the previous version, and integrates the hard cores of commonly used functions (such as RAM, clock management and DSP).


ASSOCIATED PRODUCTS

  • XC5206-5VQ100I

    XC5206-5VQ100I

    FPGA XC5200 Family 10K Gates 784 Cells 83MHz 0.5um Technology 5V 100-Pin VTQFP

  • XC2C256-7PQG208I

    XC2C256-7PQG208I

    CPLD CoolRunner -II Family 6K Gates 256 Macro Cells 152MHz 0.18um Technology 1.8V 208-Pin PQFP

  • XC3S400-FG456EGQ

    XC3S400-FG456EGQ

    Xilinx BGA Voltage regulator tube

  • XC5206-6PQ160I

    XC5206-6PQ160I

    FPGA XC5200 Family 10K Gates 784 Cells 83MHz 0.5um Technology 5V 160-Pin PQFP

  • XC4025E-4HQ240I

    XC4025E-4HQ240I

    FPGA XC4000E Family 25K Gates 2432 Cells 0.35um Technology 5V 240-Pin HSPQFP EP

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.