This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > INIT_DONE


I/O pin or open-drain output pin. When this pin is enabled, the low-to-high transition on this pin indicates that the FPGA has entered user mode. If the INIT_DONE output pin is enabled, this pin cannot be used as user I/O after configuration is complete. You can enable this pin in Quartus II by enabling the Enable INIT_DONE output option.


FPGA Tutorial Lattice FPGA
Need Help?


If you have any questions about the product and related issues, Please contact us.