This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > SRIO

SRIO

It is a new generation of high-speed interconnection technology proposed for embedded system development with high reliability, high performance, and packet switching. It was approved by the International Organization for Standardization (ISO) and the International Electrotechnical Commission (IEC) as the ISO/IECDIS 18372 standard in 2004. SRIO is a serial RapidIO interface for serial backplane, DSP and related serial data plane connection applications.

Catalogues

Introduction

SRIO is a new generation of high-speed, high-performance, high-speed interconnection technology based on packet switching proposed for embedded system development. It was approved by the International Organization for Standardization (ISO) and the International Electrotechnical Commission (IEC) as the ISO/IECDIS 18372 standard in 2004 . SRIO is a serial RapidIO interface for serial backplane, DSP and related serial data plane connection applications. Serial RapidIO contains a three-layer structure protocol, namely physical layer, transport layer, and logical layer. The physical layer defines electrical characteristics, link control, low-level error management, and underlying flow control data; the transport layer defines packet switching, routing, and addressing mechanisms; and the logical layer defines the overall protocol and packet format. Can achieve the minimum number of pins, using DMA transmission, support complex scalable topology, multi-point transmission; optional 1.25 Gbps, 2.5 Gbps, 3.125 Gbps and 5Gbps four speeds can meet different application needs, It is one of the best choices for interconnection of embedded systems in the next decade.

ASSOCIATED PRODUCTS

  • XC3S400AN-5FGG400C

    XC3S400AN-5FGG400C

    FPGA Spartan-3AN Family 400K Gates 8064 Cells 770MHz 90nm Technology 1.2V Automotive Medical 400-Pin FBGA

  • XC4025E-3HQ304C

    XC4025E-3HQ304C

    FPGA XC4000E Family 25K Gates 2432 Cells 0.35um Technology 5V 304-Pin HSPQFP EP

  • XC5206-5VQ100I

    XC5206-5VQ100I

    FPGA XC5200 Family 10K Gates 784 Cells 83MHz 0.5um Technology 5V 100-Pin VTQFP

  • XC2C256-7PQG208I

    XC2C256-7PQG208I

    CPLD CoolRunner -II Family 6K Gates 256 Macro Cells 152MHz 0.18um Technology 1.8V 208-Pin PQFP

  • XC3S400-FG456EGQ

    XC3S400-FG456EGQ

    Xilinx BGA Voltage regulator tube

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.