This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > LS


Logic synthesis is the process of transforming the circuit's behavior-level description, especially the RTL-level description into a gate-level expression. For example, VHDL and Verilog synthesis are logic synthesis.



For logic synthesis, it can usually be divided into ASIC synthesis and PLD synthesis according to different processes. ASIC synthesis is based on the ASIC process. Designers can give comprehensive constraints and comprehensive use of component library technology, and generate gate-level netlist files through logic synthesizer compilation and optimization. PLD synthesis is based on the PLD process. Since the PLD process usually prescribes the target PLD device, the designer only needs to give (composite constraints and) the target PLD device. Generally, PLD synthesis is combined with subsequent placement and routing. This is possible because the physical characteristics of the target device are known to the PLD synthesizer.


  • XC4028XL-1HQ160I


    FPGA XC4000X Family 28K Gates 2432 Cells 0.35um Technology 3.3V 160-Pin HSPQFP EP

  • XCS20XL-4VQG100I


    FPGA Spartan-XL Family 20K Gates 950 Cells 217MHz 3.3V 100-Pin VTQFP

  • XCS20XL-5TQG144C


    FPGA Spartan-XL Family 20K Gates 950 Cells 250MHz 3.3V 144-Pin TQFP

  • XC2V1500-4FG676C


    FPGA Virtex-II Family 1.5M Gates 17280 Cells 650MHz 0.15um Technology 1.5V 676-Pin FBGA

  • XC2V1500-5FFG896C


    FPGA Virtex-II Family 1.5M Gates 17280 Cells 750MHz 0.15um Technology 1.5V 896-Pin FCBGA

FPGA Tutorial Lattice FPGA
Need Help?


If you have any questions about the product and related issues, Please contact us.