GAL(Generic Array Logic) General Array Logic, English abbreviation GAL (genericarray logic). A programmable logic device that is enhanced and modified on the basis of programmable array logic. The programming is very convenient, and has the function of electric erasable, which can be programmed and erased many times. The design of the output logic macrocell is adopted, which makes the logic design of the circuit more flexible.
GAL, general array logic, English full name: generic array logic. The GAL device is developed from PAL. It adopts the EECMOS process to make the programming of the device very convenient. In addition, because its output adopts the logic macro cell structure (OLMC—Output Logic Macro Cell), the logic design of the circuit is more flexible.
1. Has the function of being electrically erasable. It is made of erasable CMOS, which can be erased with a voltage signal and can be reprogrammed, which overcomes the shortcoming of using fuse technology to program only once, and the number of times it can be rewritten exceeds 100 times;
2. Due to the use of the output macrocell structure, users can configure it according to their needs. A GAL device can realize the logic function of the PAL device output structure of various configurations, which brings great convenience to the circuit design;
3. With the function of encryption, protecting intellectual property rights;
4. A storage area is set up in the device to store the identification mark, that is, the function of the electronic label.
1. Has the function of being electrically erasable. It is made of erasable CMOS, which can be erased with a voltage signal and can be reprogrammed, which overcomes the shortcoming of using fuse technology to program only once, and the number of times it can be rewritten exceeds 100 times;
2. Due to the use of the output macrocell structure, users can configure it according to their needs. A GAL device can realize the logic function of the PAL device output structure of various configurations, which brings great convenience to the circuit design;
3. With the function of encryption, protecting intellectual property rights;
4. A storage area is set up in the device to store the identification mark, that is, the function of the electronic label.
GAL has five parts:
1. Input terminal: GAL16V8 2 to 9 feet have a total of 8 input terminals, each input terminal has a buffer, and the buffer leads to two complementary outputs to the AND array;
2. And array part: It consists of 8 inputs and 8 outputs each leading to two complementary outputs to form 32 columns, that is, the number of variables of the AND term is 16; each output of the 8 outputs corresponds to an 8-input OR gate ( Equivalent to each output contains 8 AND items) to form 64 rows, that is, the GAL16V8 AND array is a 32×64 array with a total of 2048 programmable units (or nodes);
3. Output macro unit: GAL16V8 has a total of 8 output macro units, corresponding to pins 12 to 19 respectively. The circuit of each macro cell can realize all the functions realized by the PAL output structure through programming;
4. System clock: Pin 1 of GAL16V8 is the system clock input terminal, which is connected to the D flip-flop clock input terminal in each output macrocell. It can be seen that the GAL device can only realize synchronous sequential circuits, but cannot realize asynchronous sequential circuits;
5. Output three-state control terminal: the 11 pin of GAL16V8 is the common terminal of the three-state control of the device.
CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 263MHz 0.18um Technology 1.8V 56-Pin CSBGA
CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 263MHz 0.18um Technology 1.8V 44-Pin VQFP
CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um Technology 1.8V 56-Pin CSBGA
FPGA Virtex-5 FXT Family 65nm Technology 1V 1136-Pin FCBGA
FPGA Virtex-5 FXT Family 65nm Technology 1V 1136-Pin FCBGA
Support
