This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > GNDA_PLL


PLL analog ground


the difference

The difference between analog phase locked loop and digital phase locked loop.

The main difference between bai and nonsense is that the former is realized by analog du circuit, while the latter is designed with digital modules. If dao is a fully digital phase-locked loop, there is no analog part. The following is A paragraph I set up:

The phase-locked loop is a feedback control circuit, whose function is to synchronize the external input signal of the device with the internal oscillation signal. At present, phase-locked loops are widely used, such as: used in communication systems such as modulation and demodulation automatic frequency fine-tuning; in radar, used in antenna automatic tracking and precision auxiliary angle deflection measurement systems; in space technology, mainly used in speed measurement and orbit determination , Ranging and remote measurement data acquisition systems; used in TV sets for synchronous detection of TV synchronization and threshold extension demodulation. The traditional analog phase-locked loop has a short lock time, which can ensure the steady-state phase difference between the reference clock source and the output clock. However, its center frequency is limited by the VCO, and the loop bandwidth is relatively small. When the reference source is interrupted or the reference clock source is switched, the VCO output clock frequency will have a large phase transient. Compared with the PLL implemented by the traditional analog circuit, the all-digital phase-locked loop (DPLL) has high accuracy and is not affected by temperature and voltage. The loop bandwidth and center frequency can be programmed and adjusted. When applied in a digital system, it is unnecessary A/D and D/A conversion.


  • XC2C512-FT256I


    Xilinx BGA

  • XC2C64-5VQ100C


    This lends power savings to High-end Communication equipment and speed to battery operated devices.

  • XC2C64-7VQ100C


    This lends power savings to High-end Communication equipment and speed to battery operated devices.

  • XC2C64A-5CP56C


    CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 263MHz 0.18um Technology 1.8V 56-Pin CSBGA

  • XC2V1500-4FFG896C


    FPGA Virtex-II Family 1.5M Gates 17280 Cells 650MHz 0.15um Technology 1.5V 896-Pin FCBGA

FPGA Tutorial Lattice FPGA
Need Help?


If you have any questions about the product and related issues, Please contact us.