This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > MSEL

MSEL

The MSEL port belongs to the selection port of the FPGA configuration bai program loading mode.

Catalogues

Introduction

These pins should be connected to zero or power, indicating high or low level. 00 means AS mode, 10 means PS mode, 01 is FAST AS mode. If you use JTAG mode, connect them to 00, JTAG mode has nothing to do with MSEL, that is, JTAG mode, MSEL will be ignored, but because they can not float , So it is recommended to connect it to the ground.

ASSOCIATED PRODUCTS

  • XC3SD3400A-4FGG676I

    XC3SD3400A-4FGG676I

    FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA

  • XC3SD3400A-5FGG676C

    XC3SD3400A-5FGG676C

    FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 770MHz 90nm Technology 1.2V 676-Pin FBGA

  • XC2C512-7FTG256I

    XC2C512-7FTG256I

    CPLD CoolRunner -II Family 12K Gates 512 Macro Cells 179MHz 0.18um Technology 1.8V 256-Pin FTBGA

  • XC2C512-FT256I

    XC2C512-FT256I

    Xilinx BGA

  • XC2C64-5VQ100C

    XC2C64-5VQ100C

    This lends power savings to High-end Communication equipment and speed to battery operated devices.

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.