This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > GMII


GMII stands for Gigabit Media Independent Interface and is used on the Internet.



GMII=Gigabit Medium Independent Interface (Gigabit Medium Independent Interface)

GMII defines the logical and electrical characteristics for the Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII) between CSMA/CD media access controllers and various PHYs. Figure 1 shows the relationship of the Reconciliation sublayer and GMII to the ISO/IEC OSI reference model.

The purpose of this interface is to provide a simple, inexpensive, and easy-to-implement interconnection between Media Access Control (MAC) sublayer and PHYs, and between PHYs and Station Management (STA) entities.

GMII characteristics:

1.It is capable of supporting 1000 Mb/s operation.

2.Data and delimiters are synchronous to clock references.

3.It provides independent eight-bit-wide transmit and receive data paths.

4.It provides a simple management interface.

5.It uses signal levels, compatible with common CMOS digital ASIC processes and some bipolar processes.

6.It provides for full duplex operation.

Application and Rate of operation:

This clause applies to the interface between the MAC and PHYs, and between PHYs and Station Management entities. The GMII supports only 1000 Mb/s operation and is defined within this clause. Operation at 10 Mb/s and 100 Mb/s is supported by the MII. PHYs that provide a GMII shall support 1000 Mb/s operation, and may support additional rates using other interfaces (eg, MII).


  • XC3SD3400A-4CS484LI


    FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin BGA

  • XC5VFX100T-1FF1738C


    FPGA Virtex-5 FXT Family 65nm Technology 1V 1738-Pin FCBGA

  • XC2C512-10FTG256C


    CPLD CoolRunner -II Family 12K Gates 512 Macro Cells 128MHz 0.18um Technology 1.8V 256-Pin FTBGA

  • XC2C512-7FG324C


    CPLD CoolRunner -II Family 12K Gates 512 Macro Cells 179MHz 0.18um Technology 1.8V 324-Pin FBGA

  • XCS20XL-4CSG144C


    FPGA Spartan-XL Family 20K Gates 950 Cells 217MHz 3.3V 144-Pin CSBGA

FPGA Tutorial Lattice FPGA
Need Help?


If you have any questions about the product and related issues, Please contact us.