Refers to the pre-defined logical unit in verilog hdl. These built-in primitives can be transformed into larger design examples to form a more complex structure. These primitives include: and, nand, or, nor, xor, xnor, not, buf, etc.
FPGA Spartan-3A Family 700K Gates 13248 Cells 667MHz 90nm Technology 1.2V 256-Pin FTBGA
FPGA Virtex-II Family 1M Gates 11520 Cells 750MHz 0.15um Technology 1.5V 896-Pin FCBGA
Xilinx TQFP
FPGA Spartan-3A Family 700K Gates 13248 Cells 770MHz 90nm Technology 1.2V 484-Pin FBGA
FPGA Spartan-3AN Family 700K Gates 13248 Cells 667MHz 90nm Technology 1.2V Automotive Medical 484-Pin FBGA
Support
