This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > startup

startup

The startup block is used to control the internal reset during the configuration phase.Global write enable and global tri-state network The startup block is called STARTUP_VIRTEX in Virtex devices and STARTUP_VIRTEX2 in Virtex´ú¬-II devices.

ASSOCIATED PRODUCTS

  • XC3S50-5VQ100C

    XC3S50-5VQ100C

    FPGA Spartan-3 Family 50K Gates 1728 Cells 725MHz 90nm Technology 1.2V 100-Pin VTQFP

  • XC3S50A-4FTG256I

    XC3S50A-4FTG256I

    FPGA Spartan-3A Family 50K Gates 1584 Cells 667MHz 90nm Technology 1.2V 256-Pin FTBGA

  • XC3S50A-4VQ100I

    XC3S50A-4VQ100I

    FPGA Spartan-3A Family 50K Gates 1584 Cells 667MHz 90nm Technology 1.2V 100-Pin VTQFP

  • XC3S50A-5VQ100C

    XC3S50A-5VQ100C

    FPGA Spartan-3A Family 50K Gates 1584 Cells 770MHz 90nm Technology 1.2V 100-Pin VTQFP

  • XCS20-5PQ208I

    XCS20-5PQ208I

    Spartan and Spartan-XL Families Field Programmable Gate Arrays

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.