This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > PLL

PLL

PLL refers to frequency multiplier, used to double the frequency.

In the ARM data sheet, the PLL is called a frequency multiplier. As the name implies, it can double the frequency. If it is used to double the frequency of an external 12M crystal, the system can work at a clock frequency of 48MHz.

PLL

Catalogues

Introduction

Phase locked Loop is an analog clock-locking circuit. Compares two clock signals and aligns the two. Used for synchronizing and zero-delay buffering plus division and multiplication of frequency.

ASSOCIATED PRODUCTS

  • XC3S50-4VQ100C

    XC3S50-4VQ100C

    FPGA Spartan-3 Family 50K Gates 1728 Cells 630MHz 90nm Technology 1.2V 100-Pin VTQFP

  • XC2C384-10PQ208I

    XC2C384-10PQ208I

    CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 125MHz 0.18um Technology 1.8V 208-Pin PQFP

  • XC2C384-10TQG144C

    XC2C384-10TQG144C

    CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 125MHz 0.18um Technology 1.8V 144-Pin TQFP EP

  • XC2C384-7FTG256C

    XC2C384-7FTG256C

    CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 217MHz 0.18um Technology 1.8V 256-Pin FTBGA

  • XC2C384-7TQG144C

    XC2C384-7TQG144C

    CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 217MHz 0.18um Technology 1.8V 144-Pin TQFP EP

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.