This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > Wiki encyclopedia > GDSll

GDSll

GDSII is a timing providing format used for data transmission of semiconductor physical boards between design tools, computers and mask manufacturers. It has been widely used and has become the most commonly used file format in the semiconductor industry. Before becoming the industry standard, GDSII was originally founded by GE Calma.

Catalogues

Introduction

GDSII:

  GDSII is a timing providing format used for data transmission of semiconductor physical boards between design tools, computers and mask manufacturers. It has been widely used and has become the most commonly used file format in the semiconductor industry. Before becoming the industry standard, GDSII was originally founded by GE Calma.

  GDSII format fully describes the circuit units distributed in each production layer. This format is based on a binary independent platform. The circuit unit may include elements such as polysilicon (two-dimensional domain), wiring, and other hierarchical designs.

  Compared with the transistor interconnection of ordinary wafers, the database used for wafer level or multi-package packaging is limited by its complexity. However, both use the same principle to construct the hierarchical arrangement of circuit cells, polysilicon, and unit devices.

ASSOCIATED PRODUCTS

  • XCS05XL-4PC84C

    XCS05XL-4PC84C

    FPGA Spartan-XL Family 5K Gates 238 Cells 217MHz 3.3V 84-Pin PLCC

  • XCS10-4TQG144C

    XCS10-4TQG144C

    FPGA Spartan Family 10K Gates 466 Cells 166MHz 5V 144-Pin TQFP EP

  • XC2C32A-4PC44C

    XC2C32A-4PC44C

    CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 44-Pin PLCC

  • XC2C32A-4VQG44C

    XC2C32A-4VQG44C

    CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 44-Pin VQFP

  • XC2C32A-6PC44C

    XC2C32A-6PC44C

    CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 200MHz 0.18um, CMOS Technology 1.8V 44-Pin PLCC

FPGA Tutorial Lattice FPGA
Need Help?

Support

If you have any questions about the product and related issues, Please contact us.