FONT SIZE : AAA
In Verilog, ports are defined by name, direction and then finally type, so for example, a digital gate may have an input called d, which is an input and finally it is defined as a bit, or bus type. Analog signals can be defined in a very similar manner; however, there are some important distinctions to be observed depending on which type of analog variable is required. If a conserved variable (for elements such as resistors, capacitors, and other typical circuit components) is required, then the direction must be defined as inout. Input and output are used for signal flow type models (such as simple control blocks) where the models are not to be used in a conserved manner.
The type is then defined using standard libraries which define the through and across variables (similar to the standard packages in VHDL-AMS). These are defined in a series of disciplines, with natures (very similar terminology to VHDL-AMS), so for example in the electrical domain, connection points (called “nodes” in Verilog-AMS) have a specific nature (voltage across and current through) that define the discipline (electrical).
Using this approach, the connection points to a model can be defined using those natures directly. For example, take a simple electrical two-port model, with two pins p and m, both of type electrical, the basic module structure will be as follows:
1 module model(p, m);
2 inout p,m;
3 electrical p,m;
4 / Main Model Behavior goes here
5 endmodule;
Manufacturer:Xilinx
Product Categories: Socle de fusible
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Commutateurs analogiques
Lifecycle:Obsolete -
RoHS: -
Support
