FONT SIZE : AAA
Once synthesis is completed, analyze the synthesis results performing utilization, DRC, and any other reports indicating the readiness for implementation. You should also perform timing analysis to ensure adequate timing margin with the unplaced design prior to starting implementation. Performing such steps is good practice for any FPGA design but is more crucial for SSI design since implementation runtime can be much longer due to the overall design size. Once you have verififi ed synthesis results, you can run implementation or place and route. The place and route flfl ow for SSI implementation is no different than it is for a monolithic design. It is suggested to implement the design using default options and evaluate the results. If timing and power requirements are met, then there is nothing more that is needed. Even the best planned designs may not always be successful the fifi rst time they are implemented; so if timing is not close to being met, then timing analysis should be performed with appropriate action to the design and/or synthesis settings and attributes. If the critical timing path crosses an SLR or multiple SLRs, reexamine and evaluate the partitioning. If possible, consider additional pipelining, logic restructuring, or fanout reduction. If the critical timing paths exist solely inside a single SLR, apply the same timing closure techniques (refer to Chap. 14 ) used for monolithic designs. If timing is close to being met, there are some strategies in the Vivado tools that apply specififi c algorithms for SSI devices. These SSI-specififi c strategies are identififi ed with either the term SLR or SLLs in them. For instance, the strategy Performance_ ExploreSLLs is a performance-oriented strategy impacting SLR placement and routing algorithms. Try one or more of these strategies to attempt to fifi nd additional improvement over the default implementation results. If several CPU cores are available, multiple strategies can be run in parallel on a single or multiple machines cutting down on the overall implementation runtime in using several strategies.
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Embedded - FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS:
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS:
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: Connecteurs
Lifecycle:Obsolete -
RoHS: No RoHS
Support
