This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > Designing with Xilinx FPGAs Using Vivado > Stacked Silicon Interconnect (SSI) > SSI Terminology

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

SSI Terminology

FONT SIZE : AAA

SSI Terminology

With Xilinx being one of the fifi rst companies to release a 2.5D device, no established  terminology for the details of the technology existed prior. So as a means to communicate this, several new terms were created by Xilinx to describe the differences  in the 2.5D devices. Figure 13.1 shows a representation of SSI device.


• Monolithic Device : Single-die or non-SSI device 

• Super Logic Region (SLR) : An active die in an SSI device construction. 

• Stacked Silicon Interconnect (SSI) : The 2.5D structure utilizing multiple active 

SLRs attached and connected to a passive interposer

Representation of an SSI device ( source Xilinx).png


• Interposer : A passive layer in the construction of an SSI device that serves the 

purpose of power delivery, confi guration connectivity, and connectivity between 

SLRs as well as connects the SLRs to the package substrate via through-silicon 

vias (TSVs) 

• Super Long Line (SLL) : The active signals used to connect one SLR to an adjacent SLR in an SSI device. 

• Laguna : The dedicated interface to traverse from one SLR to another via an 

SLL. This interface may or may not use a dedicated register.

The fifi rst thing that should be stated is that SSI devices do not require an all new  design methodology. It is possible to target an SSI device using the same top-down  method generally applied to monolithic devices with no difference in design entry,  implementation, and validation. The thing that needs to be realized however is that  ignoring the size and construction of the underlying device may lead to less optimal  results and a longer design cycle.


  • XCS30-4PQG208C

    Manufacturer:Xilinx

  • Xilinx QFP208
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: -

  • XC5VLX110-1FF1760I

    Manufacturer:Xilinx

  • FPGA Virtex-5 LX Family 110592 Cells 65nm Technology 1V 1760-Pin FCBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Active Active

    RoHS: No RoHS

  • XC5VLX110-1FFG1760C

    Manufacturer:Xilinx

  • FPGA Virtex-5 LX Family 110592 Cells 65nm Technology 1V 1760-Pin FCBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Active Active

    RoHS:

  • XC5VLX110-2FF1153C

    Manufacturer:Xilinx

  • FPGA Virtex-5 LX Family 110592 Cells 65nm Technology 1V 1153-Pin FCBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Active Active

    RoHS: No RoHS

  • XCV200E-8PQ240C

    Manufacturer:Xilinx

  • FPGA Virtex-E Family 63.504K Gates 5292 Cells 416MHz 0.18um Technology 1.8V 240-Pin PQFP
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Obsolete -

    RoHS: No RoHS

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.