FONT SIZE : AAA
Number of Clocks
UltraScale provides capability to use up to 24 truly global clocks . Usually designs require something under 12 truly global lines. The unused networks can be broken down into many smaller clock networks. This can give hundreds of smaller clock networks. In practice, there is one smaller clock per interface, and you can use the additional remaining clocking resources for non-clock (but, high fanout signals) routing like clock enables or resets.
Vivado will handle up to 24 clocks without issue. Once you go over 24 clocks, your intervention could be required. For example, consider a design with 12 global clocks and 36 interface clocks. The 12 global clocks could be Vivado placed, and 36 regional clocks might require some user flfl oor planning to ensure that there are no overlaps where you might exceed 24 clocks in a region.
It is possible to have many local clock networks . These are where the clock is routed on standard FPGA routing. These networks should be kept to a minimum number of loads. The recommendation would be to keep everything inside a single slice or two slices, and this would mean under 32 loads. More than this is possible but you should avoid.
Manufacturer:Xilinx
Product Categories: Voltage regulator tube
Lifecycle:Obsolete -
RoHS: -
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS: -
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS:
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS: No RoHS
Support
