This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > Designing with Xilinx FPGAs Using Vivado > System Monitor > Operating Modes of SYSMON

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

Operating Modes of SYSMON

FONT SIZE : AAA

SYSMON provides access mechanism for a range of analog signals such as an onchip temperature sensor, on-chip supply sensors, the dedicated analog input (VP/ VN), the auxiliary analog inputs, and the user supplies. It provides multiple operating modes to select the analog signals used in a design. The default mode of  SYSMON operation is restricted only for the on-chip sensors, which is available  even when the SYSMON is not instantiated in your design. The default mode uses  calibration and on-chip oscillators to automatically measure temperature, VCCINT,  VCCAUX, and VCCBRAM.

Single-Channel and Auto Channel Sequence Mode

The single-channel mode uses a Configuration Register (0x41h) to select the analog  channel. By writing to the Configuration Register, a design can select different analog  channels. In application where many channels need to be monitored, to avoid overhead on the processing system for reconfiguration of the Control Register each time,  Automatic Channel Sequence Mode function can be used. The automatic channel  sequencer sets up a range of predefined operating modes, where a number of channels  (on-chip sensors and external inputs) are used. The sequencer automatically selects  the next channel for conversion, sets the averaging, configures the analog input channels, sets the required settling time for acquisition, and stores the results in the Status  Registers based on a once off setting. Averaging can also be selected independently  for each channel in the sequence. The sequence mode is further categorized into  Single-Pass Mode and Continuous Sequence Mode. The channel sequencer functionality is implemented using a set of 12 Control Registers. Section 16.7.1 contains more  information about the different user configurable registers of the SYSMON.

External Multiplexer Mode

In some applications, where IO resources are limited and need to monitor several  external analog inputs, in such cases the External Multiplexer Mode can be used. The  external multiplexer can be connected to the dedicated analog inputs (like VP/VN ports) or one of the auxiliary analog inputs. Figure 16.6 shows how you can use  External Multiplexer operation with VP/VN ports.

External multiplexer mode.png

Automatic Alarms

The SYSMON also generates an alarm signal on the logic outputs ALM[15:0] when  a sensor measurement exceeds some user-defined thresholds. The Alarm Registers are classified in to upper and lower alarm threshold control registers. The alarms are  generated when the status register value for the corresponding recently measured  channel goes outside the lower or upper limit mentioned in the Alarm Threshold  Control registers (address range 0x50h to 0x6Bh). The alarms are suppressed automatically when the next new measurement of the channel falls within the range of  upper and lower threshold registers.

Sampling ModesThe SYSMON has two modes of data sampling, namely, Continuous Mode and  Event-Driven Mode. In Continuous Mode, the SYSMON ADC is busy doing the  continuous conversion for the configured channel(s). A dedicated internal clock,  namely, ADCCLK, is used to facilitate this conversion. The ADC takes around 26  ADCCLK clock cycles for any conversion. The maximum operating ADCCLK frequency is 5.2 MHz. The ADCCLK clock is dedicated only for the SYSMON ADC  usage and it cannot be shared with other applications. For the SYSMON to operate  in Event-Driven Mode, user application needs to provide one DCLK-wide active  high pulse on the CONVST port of SYSMON. This pulse triggers the ADC to start  the conversion of selected analog input. The End of Sequence (EOS) or End of  Conversion (EOC) indicates that the current conversion cycle is over, and converted  data is available in the respective Status Register.

The settling time of ADC decides the actual conversion rate. This flexibility  helps the ADC to get 10-bit precise representation of analog conversion.

  • XC3064A-7PQ160I

    Manufacturer:Xilinx

  • FPGA XC3000 Family 4.5K Gates 224 Cells 113MHz 5V 160-Pin PQFP
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XCV200E-6FG456I

    Manufacturer:Xilinx

  • FPGA Virtex-E Family 63.504K Gates 5292 Cells 357MHz 0.18um Technology 1.8V 456-Pin FBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Obsolete -

    RoHS:

  • XC4028XL-3HQ240I

    Manufacturer:Xilinx

  • FPGA XC4000X Family 28K Gates 2432 Cells 0.35um Technology 3.3V 240-Pin HSPQFP EP
  • Product Categories: Contrôleur logique

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XCV200E-7BG352I

    Manufacturer:Xilinx

  • FPGA Virtex-E Family 63.504K Gates 5292 Cells 400MHz 0.18um Technology 1.8V 352-Pin Metal BGA
  • Product Categories: Connecteurs

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XC4003A-5PQ100C

    Manufacturer:Xilinx

  • FPGA XC4000A Family 3K Gates 100 Cells 125MHz 5V 100-Pin PQFP
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: No RoHS

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.