FONT SIZE : AAA
Vivado IDE provides the capability to create a workspace for you wherein you can graphically create design systems in an IPI-provided canvas, stitch the design together using the automation tools, ensure the correctness of the design, and generate the design. The block design can be created in both project and non-project mode (explained in Chap. 2 ). As stated above, one of the major features of the block designs is the graphical canvas which allows you to instantiate IP blocks from the IP Catalog and construct designs. Figure 7.1 shows the block design creation and the canvas of the BD.
One of the key aspects of IPI is the provision of the connection and board automa- tion. Whenever IPI identifi es potential interface connections between various IP blocks, it notifi es you about the possible availability through a hyperlink visible at the top of the canvas, as shown in Fig. 7.2 . For example, clock, reset, and AXI con- nections between the AXI-compliant IPs are covered in this automation. Detailed explanation is covered under Sect. 7.3.2 (Designer Assistance).
IPI provides a feature where an IP can pack another block design within itself, thus offering another level of block design inside top level to display the logical confi guration of the parent. These hierarchical blocks enable you to view the contents of the
Fig. 7.1 BD canvas of IPI
Fig. 7.2 IPI notifying about automation availability
block but do not allow to edit the hierarchy. Changes are permitted only to the top level exposed parameters available in the confi guration window of the IP.
IPI also provides a feature wherein you can package the entire block design after it has been validated and functionality has been proven. This allows you to reuse the IP block design in other projects as well. Figure 7.3 depicts the selection window for packaging the project.
Once the block design is packaged, the tool copies the necessary fi les in the speci- fi ed directory and adds the IP repository to the project locally. The properties associ- ated with the package can be changed while packaging the design, thus enabling you to use the block design in other projects.
Manufacturer:Xilinx
Product Categories: Résistances SMD à puce
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: FPGAs
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: FPGAs
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: FPGAs (Field Programmable Gate Array)
Lifecycle:Active Active
RoHS:
Support
