This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > FPGA-Based Prototyping Methodology > PROTOTYPING + VERIFICATION = THE BEST OF BOTH WORLDS > Hybrid verification scenarios

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

Hybrid verification scenarios

FONT SIZE : AAA

There are several use scenarios for hybrid verification. We have checked that the  scenarios mentioned here are real, not hypothetical. Synopsys engineers have talked  to many design teams about their prototyping plans, and this is what they are  already doing, or planning to do in upcoming projects. 

Design teams often have pre-existing RTL from legacy projects, or have acquired  RTL IP for parts of their systems. Reusing existing RTL and targeting it to an  FPGA prototype, then combining the FPGA prototype with a virtual model, enables  design teams to quickly create a full system model.  

Using a pre-existing virtual model for a complex processor core, while using  FPGAs to model peripherals, enables design teams to accommodate complex  processors and have them run faster than if they were implemented in an equivalent  FPGA model. 

Sometimes, design teams start out with a virtual model of the whole system. As  RTL becomes available or matures, they can replace parts of the virtual model with  the new RTL and re-run the tests. If runtimes are short, the design team will re-test  the RTL using a normal simulator. Otherwise they will use the hardware. 

Using FPGAs with daughter cards or plug-in boards enables the hybrid model to  access real-world IO. For certain repetitive tasks it may be beneficial to replace real  IO with virtual IO – for example, when it is important to replicate exact inputs for  regression tests. This removes any uncertainty to do with using real-world data,  since it guarantees an absolute repeat of previous stimulus conditions.  

By keeping the FPGA prototype remote and providing software developers with  access via their desktops, they can have all the benefits of access to real-world IO,  but within a familiar development environment (i.e., keyboard and screen).  

For many design teams, the benefits of some or all of these use modes make the  investment in enabling their FPGA prototypes for hybrid verification more than  worthwhile. We will look again at each of these scenarios in more detail later in this  chapter.

  • XC2C64-7VQG44C

    Manufacturer:Xilinx

  • Xilinx QFP44
  • Product Categories:

    Lifecycle:Any -

    RoHS: -

  • XC2V1500-4FF896I

    Manufacturer:Xilinx

  • FPGA Virtex-II Family 1.5M Gates 17280 Cells 650MHz 0.15um Technology 1.5V 896-Pin FCBGA
  • Product Categories: FPGAs

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XC2C64A-5QFG48C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 263MHz 0.18um Technology 1.8V 48-Pin QFN EP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

  • XC2C64A-7CP56C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um Technology 1.8V 56-Pin CSBGA
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS: No RoHS

  • XC2C64A-7F33C

    Manufacturer:Xilinx

  • Xilinx BGA
  • Product Categories:

    Lifecycle:Any -

    RoHS: -

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.