This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > FPGA-Based Prototyping Methodology > IP and high-speed interfaces. > Use of external hard IP during prototyping

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

Use of external hard IP during prototyping

FONT SIZE : AAA

As mentioned in section 10.2, the only form of IP available in some cases is an  external test chip or hard IP. There are many reasons why we would want to use a  hard IP block alongside our FPGAs, some of which may be forced upon us, for  example, the RTL is not available or not supported by the IP vendor for external  usage. 

The most common hard IP blocks found in prototypes are CPU cores and standard  bus interfaces using PHY, including Ethernet, USB, PCI/PCI-X/PCIe and memory  interfaces such as DDR2. Many vendors offer their IP as hard macros preimplemented by various semiconductor partners and as end users we might choose a  hard IP which most closely reflects our final silicon usage.

A good by product of using test chips and external hard IP is that they free-up  FPGA resources. These are then freed up for other uses or left unused, lowering the  device utilization and therefore decreasing runtime and potentially increasing  performance. We should note that the FPGA resources required for large IP blocks  such as DSPs or processor sub-systems could easily consume a whole FPGA or  even multiple FPGAs. In the latter case the cost and performance impact of splitting  IP across multiple FPGAs might be too high, especially if we do not have intimate  visibility of the internal workings of the IP. In these cases, it would make sense to  use an external hard IP or test chip, accepting the limitations this may impose  compared to the effort required to develop a larger multi-FPGA solution. These are  amongst the decisions to be made in the early stages of the project (see chapter 4).


  • XC5VFX100T-1FFG1136C

    Manufacturer:Xilinx

  • FPGA Virtex-5 FXT Family 65nm Technology 1V 1136-Pin FCBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Active Active

    RoHS:

  • XC2C512-10PQG208C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 12K Gates 512 Macro Cells 128MHz 0.18um Technology 1.8V 208-Pin PQFP EP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

  • XC2C512-7FT256C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 12K Gates 512 Macro Cells 179MHz 0.18um Technology 1.8V 256-Pin FTBGA
  • Product Categories: Embedded - CPLDs (Complex Programmable Logic Devices)

    Lifecycle:Active Active

    RoHS: No RoHS

  • XC3SD3400A-4CSG484LI

    Manufacturer:Xilinx

  • FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin BGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Unconfirmed -

    RoHS:

  • XC3SD3400A-5CS484C

    Manufacturer:Xilinx

  • FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 770MHz 90nm Technology 1.2V 484-Pin LCSBGA
  • Product Categories: FPGAs (Field Programmable Gate Array)

    Lifecycle:Active Active

    RoHS: No RoHS

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.