This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > FPGAs Fundamentals, advanced features, and applications in industrial electronics > Advanced Signal Processing Resources in FPGAs > Embedded Multipliers

Embedded Multipliers

FONT SIZE : AAA

The structure of a basic sample hardware 18-bit multiplier capable of performing both signed and unsigned operations is shown in Figure 4.2. In it, input and output registers allow (optionally) the operands and the result (36-bit, full-precision) to be memorized. In this way, for instance, the data and coefficients of a filter could be stored. Another advantage of these regis- ters is for the straightforward implementation of efficient pipelining struc- tures, taking advantage of the short delays associated with the dedicated connections inside the multiplier. 

Embedded multiplier from Xilinx Spartan-3 devices. (From Xilinx, Spartan-3 Generation FPGA.png

FIGURE 4.2

Embedded multiplier from Xilinx Spartan-3 devices. (From Xilinx, Spartan-3 Generation FPGA

User Guide: Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families: UG331 (v1.8), 2011.)

MAC units can be obtained by combining embedded multipliers, LBs (where additions may be implemented), and embedded memory (where input data and results are stored). This is the reason why embedded multipliers are usu- ally placed adjacent to memory blocks, so routing among them is simplified, resulting in more efficient designs. Although 18 bits is not a usual data width in digital systems (it is not a power of 2), 18-bit multipliers are present in many FPGAs because they match a typical data width of memory blocks. Embedded memory data widths in FPGAs are usually multiples of 9, so information can be stored as sets of eight data bits plus one parity bit. However, if no data integ- rity checks are required, data can be stored in all nine bits. Therefore, it makes sense that arithmetic operators work with data widths that are multiples of 9. 

Multipliers have associated resources for chain interconnection between adjacent blocks. In this way, it is possible to extend the number of bits of the operands or to build shift registers (which are usually required in DSP appli- cations), by connecting input registers in a chain. 

  • XC3S700AN-4FG484C

    Manufacturer:Xilinx

  • FPGA Spartan-3AN Family 700K Gates 13248 Cells 667MHz 90nm Technology 1.2V Automotive Medical 484-Pin FBGA
  • Product Categories: FPGAs

    Lifecycle:Active Active

    RoHS:

  • XCS20XL-3PQ208C

    Manufacturer:Xilinx

  • Spartan and Spartan-XL Families Field Programmable Gate Arrays
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: -

  • XC3SD1800A-4FG676I

    Manufacturer:Xilinx

  • FPGA Spartan-3A DSP Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA
  • Product Categories: FPGAs

    Lifecycle:Active Active

    RoHS:

  • XC3SD1800A-FGG676C

    Manufacturer:Xilinx

  • Xilinx BGA
  • Product Categories:

    Lifecycle:Any -

    RoHS:

  • XC3SD3400A-4CSG484C

    Manufacturer:Xilinx

  • FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin LCSBGA
  • Product Categories: Industrial components

    Lifecycle:Active Active

    RoHS:

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.