This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > FPGAs: World Class Designs > Choosing the Right Device > SPEED GRADES

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

SPEED GRADES

FONT SIZE : AAA

Once you’ve decided on a particular FPGA component for your design, one  final decision is the speed grade of this device. The FPGA vendors ’ traditional  pricing model makes the performance (speed grade) of a device a major factor  with regard to the cost of that device.

—Technology Trade-offs—  

As a rule of thumb, moving up a speed grade will increase performance by  12 to 15 percent, but the cost of the device will increase by 20 to 30 percent.  Conversely, if you can manipulate the architecture of your design to improve  performance by 12 to 15 percent (say, by adding additional pipelining stages),  then you can drop a speed grade and save 20 to 30 percent on the cost of your  silicon (FPGA). 

If you are only contemplating a single device for prototyping applications,  then this may not be a particularly significant factor for you. On the other  hand, if you are going to be purchasing hundreds or thousands of these little  rascals, then you should start thinking very seriously about using the lowest  speed grade you can get away with. 

The problem is that modifying and reverifying RTL to perform a series of  what-if evaluations of alternative implementations is difficult and time consuming. (Such evaluations may include performing certain operations in  parallel versus sequentially, pipelining portions of the design versus nonpipelining, resource sharing, etc.) This means that the design team may be limited  to the number of evaluations it can perform, which can result in a less-thanoptimal implementation.   

As discussed in Chapter 6, one alternative is to use a pure untimed  C/C ++ -based flow. Such a flow should feature a C/C ++ analysis and synthesis engine that allows you to perform microarchitecture trade-offs and evaluate  their effects in terms of size/are and speed/clock cycles. Such a flow facilitates  improving the performance of a design, thereby allowing it to make use of a  slower speed grade if required.

Insider Info  

On the bright side, once a design team has selected an FPGA vendor and become  familiar with a product family, it tends to stick with that family for quite some time,  which makes life (in the form of the device selection process) much easier for  subsequent projects.


  • XC3S50-4TQ144I

    Manufacturer:Xilinx

  • FPGA Spartan-3 Family 50K Gates 1728 Cells 630MHz 90nm Technology 1.2V 144-Pin TQFP
  • Product Categories: FPGAs

    Lifecycle:Active Active

    RoHS: No RoHS

  • XCS10XL-5VQ100C

    Manufacturer:Xilinx

  • FPGA Spartan-XL Family 10K Gates 466 Cells 250MHz 3.3V 100-Pin VTQFP
  • Product Categories: Embedded - FPGAs (Field Programmable Gate Array)

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XC2C384-10PQG208I

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 125MHz 0.18um Technology 1.8V 208-Pin PQFP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

  • XC2C384-7FGG324C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 217MHz 0.18um Technology 1.8V 324-Pin FBGA
  • Product Categories: Embedded - CPLDs (Complex Programmable Logic Devices)

    Lifecycle:Active Active

    RoHS:

  • XC2C384-7PQG208C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 9K Gates 384 Macro Cells 217MHz 0.18um Technology 1.8V 208-Pin PQFP
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS:

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.