This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > The Zynq Book > IP Reuse and Integration > IP-XACT

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

IP-XACT

FONT SIZE : AAA

IP-XACT

The IP-XACT standard is an eXtensible Markup Language (XML) schema for  documenting IP using metadata, which is both human readable and machine accessible  [2], along with an Application Programming Interface (API) which allows software tools  access to the stored meta-data [1]. The tools that are compatible with the IP-XACT  standard are able to interpret, configure, implement and change IP blocks that are  compliant with the IP meta-data description [1]. This provides all users of the standardised  IP - whether it be the IP providers, EDA vendors or systems designers — with a consistent  IP interface to facilitate IP reuse. 

The standard was developed by the SPIRIT Consortium — a group of IP provider,  electronic design, EDA and semiconductor companies — and is now managed by Accellera  Systems Initiative. IP-XACT also provides software views, file lists, protocol standardisation and the ability to further extend the schema for additional design and flow information [1]. 

IP-XACT in no way describes the hardware functionality of IP, but instead describes the  interface. It is therefore not a replacement for RTL languages such as VHDL or Verilog,  embedded software or documentation, but is instead complementary: an IP-XACT  component provides key information about the IP. 

The standardisation of IP-XACT addresses a number of issues with IP reuse and  provides ease of system integration and integration, as well as the ability to automate  connections between IP. All of this amounts to the ability to drastically reduce time-to market, which is an ever increasing concern. IP-XACT has been developed to provide a  standardised data exchange format which is robust enough to allow design flow  automation and verification as well as the flexibility to be used by multiple IP designers,  vendors, EDA vendors and end users.

  • XC2C32-6VQ44C

    Manufacturer:Xilinx

  • Xilinx QFP44
  • Product Categories:

    Lifecycle:Any -

    RoHS: -

  • XC2C32A-4PCG44C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 323MHz 0.18um, CMOS Technology 1.8V 44-Pin PLCC
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS:

  • XC2C32A-6CP56C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 200MHz 0.18um, CMOS Technology 1.8V 56-Pin CSBGA
  • Product Categories: CPLDs

    Lifecycle:Active Active

    RoHS: No RoHS

  • XC2C32A-6PCG44C

    Manufacturer:Xilinx

  • CPLD CoolRunner -II Family 750 Gates 32 Macro Cells 200MHz 0.18um, CMOS Technology 1.8V 44-Pin PLCC
  • Product Categories: CPLDs

    Lifecycle:Obsolete -

    RoHS:

  • XC5210-6PG223C

    Manufacturer:Xilinx

  • FPGA XC5200 Family 16K Gates 1296 Cells 83MHz 0.5um Technology 5V 223-Pin CPGA
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: No RoHS

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.