This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Technical Tutorials > Design Recipes for FPGAs Using Verilog and VHDL > A VHDL Primer: The Essentials > Architecture: Model Behavior

TABLE OF CONTENTS

Xilinx FPGA FPGA Forum

Architecture: Model Behavior

FONT SIZE : AAA

While the entity describes the interface and parameter aspects of the model, the architecture defines the behavior. There are several types of VHDL architecture and VHDL allows different architectures to be defined for the same entity. This is ideal for developing behavioral, RTL, and gate level architectures that can be incorporated into designs and tested using the same test benches. 

The basic approach for declaring an architecture could be as follows:

1 architecture behavior of test is

2 −− architecture declarations

3 begin

4 −− architecture contents

5 end architecture behavior;

or

1 architecture behavior of test is

2 −− architecture declarations

3 begin

4 −− architecture contents

5 end behavior;

Architecture Declaration Section

After the declaration of the architecture name and before the begin statement, any local signals or variables can be declared. For example, if there were two internal signals to the architecture called sig1 and sig2, they could be declared in the declaration section of the model as follows:

1 architecture behavior of test is

2 signal sig1, sig2 : bit;

3 begin

Then the signals can be used in the architecture statement section.

Architecture Statement Section

VHDL architectures can have a variety of structures to achieve different types of functionality. Simple combinatorial expressions use signal assignments to set new signal values as shown below:

1 out1 <= in1 and in2 after 10 ns;

Note that for practical design, the use of the after 10ns statement is not synthesizable. In practice, the only way to ensure correct synthesizable design is to either make the design delay insensitive or synchronous. The design of combinatorial VHDL will result in additional delays due to the technology library gate delays, potentially resulting in glitches or hazards. An example of a multiple gate combinatorial architecture, using internal signal declarations is given below: 

1 architecture behavioral of test is

2 signal int1, int2 : bit;

3 begin

4 int1 <= in1 and in2;

5 int2 <= in3 or in4;

6 out1 <= int1 xor int2;

7 end architecture behavioral;


  • XC40150XV-08BG560C

    Manufacturer:Xilinx

  • FPGA XC4000XV Family 150K Gates 12312 Cells 0.25um Technology 2.5V 560-Pin Metal BGA
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XC18V04PC44C-RI

    Manufacturer:Xilinx

  • Xilinx PLCC
  • Product Categories:

    Lifecycle:Active Active

    RoHS: -

  • XC40150XV-09BG432C

    Manufacturer:Xilinx

  • FPGA XC4000XV Family 150K Gates 12312 Cells 0.25um Technology 2.5V 432-Pin BGA
  • Product Categories:

    Lifecycle:Obsolete -

    RoHS: No RoHS

  • XC18V04VQ44-C

    Manufacturer:Xilinx

  • IC PROM SRL FOR 4M GATE 44-VQFP
  • Product Categories:

    Lifecycle:Active Active

    RoHS: -

  • XC18V04-VQG44C

    Manufacturer:Xilinx

  • PROM Parallel/Serial 4M-bit 3.3V
  • Product Categories:

    Lifecycle:Active Active

    RoHS: -

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.