FONT SIZE : AAA
DSP systems generally transform a stream of sampled inputs to a stream of sampled outputs. The sampled inputs are usually the result of an analog to digital converter sampling the output of a sensor. Development of a DSP algorithm involves trans- forming these input samples using numerous mathematical operations like convolu- tion or performing Fast Fourier Transform (FFT). The Implementation of these algorithms requires many visualization aids like plotting the spectra, l density of the output signal or creating scatter plots of complex signals. Development of these systems and algorithms on an FPGA using traditional RTL techniques is very labor intensive due to the lack of libraries to create domain-specifi c stimulus generators and visualizers. Much of the time would be spent simply creating test benches that try to emulate the deployment environment (Fig. 8.1 ).
MathWorks tools, in particular Simulink , are used for modeling the environments in which DSP algorithms operate. Ability of the Simulink engine to handle models that operate on discrete sample time boundaries as well as continuous signals makes it very easy to graphically model DSP systems and real-world physical signals on the same canvas. Built-in stimulus generators as well as visualizers alleviate the laborious task of creating test benches for DSP system. Synergy between the MATLAB language and Simulink is particularly highlighted in being able to param- eterize Simulink blocks and hierarchies using MATLAB expressions.
System Generator for DSP (introduced in 2001) is a high-level modeling and design tool used for implementing designs on Xilinx FPGA. System Generator embeds as a blockset and set of services within MathWorks Simulink. It was the fi rst product of its kind using which DSP System Designers familiar with MATLAB and Simulink could implement their algorithms on Xilinx FPGA. For the fi rst time, engineers with no prior FPGA design or RTL experience could get a design running on an FPGA in a matter of hours using System Generator’s Hardware Co-simulation.
Fig. 8.1 Simulink design environment with visualizer for eye diagram and scatter plot
Manufacturer:Xilinx
Product Categories:
Lifecycle:Any -
RoHS: -
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories:
Lifecycle:Obsolete -
RoHS:
Manufacturer:Xilinx
Product Categories: Programmable logic array
Lifecycle:Active Active
RoHS: No RoHS
Manufacturer:Xilinx
Product Categories: CPLDs
Lifecycle:Active Active
RoHS:
Support
