Traditional Programmable Logic architectures do not implement arithmetic functions efficiently or effectively— these functions require high logic cell usage while garnering only moderate performance results.
The EclipsePlus Family architecture allows for functionality above and beyond that achievable using programmable logic devices. By embedding a dynamically reconfigurable computational unit, the device can address various arithmetic functions efficiently.
Support
