$32.492 - $44.093 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetAs the nonvolatile, flash-based SmartFusion cSoC family requires no boot PROM, there is no vulnerable external bitstream. SmartFusion cSoCs incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only a device with nonvolatile flash programming can offer.
SmartFusion cSoCs utilize a 128-bit flash-based key lock and a separate AES key to provide security for programmed IP and configuration data. The FlashROM data in Fusion devices can also be encrypted prior to loading. Additionally, the flash memory blocks can be programmed during runtime using the AES128 block cipher encryption standard (FIPS Publication 192).
SmartFusion cSoCs with AES-based security are designed to provide protection for remote field updates over public networks, such as the Internet, and help to ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves. As an additional security measure, the FPGA configuration data of a programmed Fusion device cannot be read back, although secure design verification is possible. During design, the user controls and defines both internal and external access to the flash memory blocks. Security, built into the FPGA fabric, is an inherent component of the SmartFusion cSoC family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. SmartFusion cSoCs, with FlashLock and AES security, are unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry standard security measures, making remote ISP feasible. A SmartFusion cSoC provides the highest security available for programmable logic designs.Single Chip
Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based SmartFusion cSoCs do not require system configuration components such as electrically erasable programmable read-only memories (EEPROMs) or microcontrollers to load device configuration data during power-up. This reduces bill-of-materials costs and PCB area, and increases system security and reliability.Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Product Lifecycle Status | Active |
Case/Package | 288-TFBGA, CSPBGA |
RoHS | Non-Compliant |
Lead-Free Status | Contains Lead |
HK STC License | NLR |
1+ $19.5376
176+ $38.1405
352+ $37.5060
704+ $36.8715
1056+ $36.2370
1408+ $35.6025
1760+ $34.9680
17600+ $34.2630
176+ $36.6761
352+ $36.1480
704+ $35.1152
1056+ $34.3406
1408+ $33.0496
176+ $38.1405
352+ $37.5060
704+ $36.8715
1056+ $36.2370
1408+ $35.6025
1760+ $34.9680
17600+ $34.2630
176+ $40.0568
352+ $39.4800
704+ $38.3520
1056+ $37.5060
1408+ $36.0960
176+ $51.1033
176+ $51.1033
1+ $41.4700
50+ $40.8700
250+ $39.7200
500+ $38.6300
1000+ $24.9600
5000+ $24.1000
1+ $41.4700
50+ $40.8700
250+ $39.7200
500+ $38.6300
1000+ $24.9600
5000+ $24.1000
100+ $38.6300
100+ $38.6300
44+ $39.5400
88+ $38.7500
132+ $38.0400
176+ $37.6600
44+ $39.5400
88+ $38.7500
132+ $38.0400
176+ $37.6600
1+ $17.4915
1+ $17.4915
Support