$0.349 - $1194 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download DatasheetThe PALCE22V10Q-15JC provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.
The PALCE22V10Z is an advanced PAL device built with zero-power, high-speed, electricallyerasable CMOS technology. It provides user-programmable logic for replacing conventional zeropower CMOS SSI/MSI gates and flip-flops at a reduced chip count.
The PALCE22V10Z provides zero standby power and high speed. At 30 µA maximum standby current, the PALCE22V10Z allows battery-powered operation for an extended period.
The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active-high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.
The Lattice PALCE22V10 Family series PALCE22V10Q-15JC is Simple EEPLD, 26 PIN, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products.◆ As fast as 5-ns propagation delay and 142.8 MHz fMAX (external)
◆ Low-power EE CMOS
◆ 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
◆ Varied product term distribution allows up to 16 product terms per output for complex functions
◆ Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
◆ Global asynchronous reset and synchronous preset for initialization
◆ Power-up reset for initialization and register preload for testability
◆ Extensive third-party software and programmer support
◆ 24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC
◆ 5-ns and 7.5-ns versions utilize split leadframes for improved performance
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $5.4267
25+ $4.7965
1+ $1194.3272
5+ $1109.0148
10+ $1035.0797
25+ $913.3063
1+ $112.4107
10+ $99.1934
50+ $93.6736
100+ $56.2112
1+ $11.7699
25+ $8.8304
100+ $7.3547
500+ $5.8908
1000+ $5.5161
1+ $4.1815
25+ $2.8794
100+ $2.0984
500+ $1.9146
1000+ $1.21
2500+ $1.1488
10000+ $1.1334
48+ $8.1413
50+ $7.8970
100+ $7.5260
240+ $7.3140
480+ $6.7840
11+ $4.6500
25+ $4.1100
1+ $1,025.6000
5+ $952.3400
10+ $888.8500
25+ $784.2800
5001+ $0.3910
10000+ $0.3760
25000+ $0.3620
50000+ $0.3490
23+ $10.0500
25+ $7.5400
100+ $6.2800
500+ $5.0300
1000+ $4.7100
5001+ $0.9900
10000+ $0.9768
Support