$8.239 - $438 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetLatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architecture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
Lattice Diamond design software allows large and complex designs to be efficiently implemented using the LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE modules for the LatticeXP2 family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity
flexiFLASH Architecture
• Instant-on
• Infinitely reconfigurable
• Single chip
• FlashBAK technology
• Serial TAG memory
• Design security
Live Update Technology
• TransFR technology
• Secure updates with 128 bit AES encryption
• Dual-boot with external SPI
sysDSP Block
• Three to eight blocks for high performance Multiply and Accumulate
• 12 to 32 18x18 multipliers
• Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers
Embedded and Distributed Memory
• Up to 885 Kbits sysMEM EBR
• Up to 83 Kbits Distributed RAM
sysCLOCK PLLs
• Up to four analog PLLs per device
• Clock multiply, divide and phase shifting
Flexible I/O Buffer
• sysIO buffer supports:
– LVCMOS 33/25/18/15/12; LVTTL
– SSTL 33/25/18 class I, II
– HSTL15 class I; HSTL18 class I, II
– PCI
– LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS
Pre-engineered Source Synchronous Interfaces
• DDR / DDR2 interfaces up to 200 MHz
• 7:1 LVDS interfaces support display applications
• XGMII
Density And Package Options
• 5k to 40k LUT4s, 86 to 540 I/Os
• csBGA, TQFP, PQFP, ftBGA and fpBGA packages
• Density migration supported
Flexible Device Configuration
• SPI (master and slave) Boot Flash Interface
• Dual Boot Image supported
• Soft Error Detect (SED) macro embedded
System Level Support
• IEEE 1149.1 and IEEE 1532 Compliant
• On-chip oscillator for initialization & general use
• Devices operate with 1.2V power supply
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $18.9526
10+ $18.696
50+ $18.4626
100+ $17.9958
500+ $17.5406
1000+ $17.3306
2500+ $17.1205
5000+ $16.9221
10000+ $16.7237
1+ $9.2116
25+ $9.09
100+ $8.862
500+ $8.634
1000+ $8.5428
2500+ $8.4364
5000+ $8.33
10000+ $8.2388
1+ $62.0165
25+ $53.007
100+ $49.1091
1+ $57.6624
25+ $50.245
100+ $48.2466
1+ $67.944
25+ $59.1666
100+ $56.8753
1+ $52.0331
25+ $45.3207
100+ $43.5147
60+ $47.1328
1+ $40.9700
25+ $39.9800
100+ $39.0000
1+ $48.2900
25+ $47.1300
100+ $45.9700
1+ $36.9500
25+ $36.0600
100+ $35.1700
1+ $438.3700
1+ $16.2400
10+ $16.0200
50+ $15.8200
100+ $15.4200
500+ $15.0300
1000+ $14.8500
2500+ $14.6700
5000+ $14.5000
10000+ $14.3300
60+ $49.9390
2+ $39.8300
25+ $31.8600
100+ $26.5500
500+ $16.7700
1000+ $15.9300
2500+ $15.7400
5000+ $15.5500
1+ $53.1400
25+ $45.4200
100+ $42.0800
Support