LFSCM3GA15EP1-7F256C

Features

■ High Performance FPGA Fabric

• 15K to 115K four input Look-up Tables (LUT4s)

• 139 to 942 I/Os

• 700MHz global clock; 1GHz edge clocks

■ 4 to 32 High Speed SERDES and flexiPCS (per Device)

• Performance ranging from 600Mbps to 3.8Gbps

• Excellent Rx jitter tolerance (0.8UI at 3.125Gbps)

• Low Tx jitter (0.25UI typical at 3.125Gbps)

• Built-in Pre-emphasis and equalization

• Low power (typically 105mW per channel)

• Embedded Physical Coding Sublayer (PCS) provides pre-engineered implementation for the following standards:

– GbE, XAUI, PCI Express, SONET, Serial RapidIO, 1G Fibre Channel, 2G Fibre Channel

■ 2Gbps High Performance PURESPEED I/O

• Supports the following performance bandwidths

– Differential I/O up to 2Gbps DDR (1GHz Clock)

– Single-ended memory interfaces up to 800Mbps

• 144 Tap programmable Input Delay (INDEL) block on every I/O dynamically aligns data to clock for robust performance

– Dynamic bit Adaptive Input Logic (AIL) monitoring and control circuitry per pin that automatically ensures proper set-up and hold

– Dynamic bus: uses control bus from DLL

– Static per bit

• Electrical standards supported:

– LVCMOS 3.3/2.5/1.8/1.5/1.2, LVTTL

– SSTL 3/2/18 I, II; HSTL 18/15 I, II

– PCI, PCI-X

– LVDS, Mini-LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS, Hypertransport

• Programmable On Die Termination (ODT)

– Includes Thevenin Equivalent and low power VTT termination options

■ sysCLOCK Network

• Eight analog PLLs per device

– Frequency range from 15MHz to 1GHz

– Spread spectrum support

• 12 DLLs per device with direct control of I/O delay

– Frequency range from 100MHz to 700MHz

• Extensive clocking network

– 700MHz primary and 325 MHz secondary clocks

– 1GHz I/O-connected edge clocks

• Precision Clock Divider

– Phase matched x2 and x4 division of incoming clocks

• Dynamic Clock Select (DCS)

– Glitch free clock MUX

■ Masked Array for Cost Optimization (MACO) Blocks

• On-chip structured ASIC Blocks provide preengineered IP for low power, low cost system level integration

■ High Performance System Bus

• Ties FPGA elements together with a standard bus framework

– Connects to peripheral user interfaces for run-time dynamic configuration

■ System Level Support

• IEEE standard 1149.1 Boundary Scan, plus ispTRACY internal logic analyzer

• IEEE Standard 1532 in-system configuration

• 1.2V and 1.0V operation

• Onboard oscillator for initialization and general use

• Embedded PowerPC microprocessor interface

• Low cost wire-bond and high pin count flip-chip packaging

• Low cost SPI Flash RAM configuration

FAQ

• Q: Does the price of LFSCM3GA15EP1-7F256C devices fluctuate frequently?
• The FPGAkey search engine monitors the LFSCM3GA15EP1-7F256C inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
• Q: Do I have to sign up on the website to make an inquiry for LFSCM3GA15EP1-7F256C?
• No, only submit the quantity, email address and other contact information required for the inquiry of LFSCM3GA15EP1-7F256C, but you need to sign up for the post comments and resource downloads.
  
• Q: How can I obtain software development tools related to the Lattice FPGA platform?
• Lattice's development environment uses Diamone. These recommendations are all reference opinions. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
• Q: Where can I purchase Lattice LFSCM3GA15 Development Boards, Evaluation Boards, or LatticeSC/M Starter Kit? also provide technical information?
• FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
• Q: How to obtain LFSCM3GA15EP1-7F256C technical support documents?
• Enter the "LFSCM3GA15EP1-7F256C" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  
• Q: What should I do if I did not receive the technical support for LFSCM3GA15EP17F256C in time?
• Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the LFSCM3GA15EP1-7F256C pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.