This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > LatticeSC/M Family > LFSC3GA15E-5F900I

Images are for reference only.


Get Latest Price >

$247.71 - $400 | 1 Pieces(Min. Order)





Factory Excess Stock / Franchised Distributor

FPGA - Field Programmable Gate Array

FPGA LatticeSC Family 15000 Cells 90nm Technology 1.2V 900-Pin FBGA Tray

Do you want to buy more and get a better price for LFSC3GA15E-5F900I? Please fill in the short form below:

LFSC3GA15E-5F900I FPGAs Overview

The LatticeSC family of FPGAs combines a high-performance FPGA fabric, high-speed SERDES, high-performance I/Os and large embedded RAM in a single industry leading architecture. This FPGA family is fabricated in a state of the art technology to provide one of the highest performing FPGAs in the industry. This family of devices includes features to meet the needs of today’s communication network systems. These features include SERDES with embedded advance PCS (Physical Coding sub-layer), up to 7.8 Mbits of sysMEM embedded block RAM, dedicated logic to support system level standards such as RAPIDIO, SPI4.2, SFI-4, UTOPIA, XGMII and CSIX. The Lattice FPGA - Field Programmable Gate Array series LFSC3GA15E-5F900I is FPGA - Field Programmable Gate Array 15.2K LUTs 3G SERDES 1.2V -5 Spd I, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at, and you can also search for other FPGAs products.


■ High Performance FPGA Fabric

• 15K to 115K four input Look-up Tables (LUT4s)

• 139 to 942 I/Os

• 700MHz global clock; 1GHz edge clocks

■ 4 to 32 High Speed SERDES and flexiPCS (per Device)

• Performance ranging from 600Mbps to 3.8Gbps

• Excellent Rx jitter tolerance (0.8UI at 3.125Gbps)

• Low Tx jitter (0.25UI typical at 3.125Gbps)

• Built-in Pre-emphasis and equalization

• Low power (typically 105mW per channel)

• Embedded Physical Coding Sublayer (PCS) provides pre-engineered implementation for the following standards:

– GbE, XAUI, PCI Express, SONET, Serial RapidIO, 1G Fibre Channel, 2G Fibre Channel

■ 2Gbps High Performance PURESPEED I/O

• Supports the following performance bandwidths

– Differential I/O up to 2Gbps DDR (1GHz Clock)

– Single-ended memory interfaces up to 800Mbps

• 144 Tap programmable Input Delay (INDEL) block on every I/O dynamically aligns data to clock for robust performance

– Dynamic bit Adaptive Input Logic (AIL) monitoring and control circuitry per pin that automatically ensures proper set-up and hold

– Dynamic bus: uses control bus from DLL

– Static per bit

• Electrical standards supported:

– LVCMOS 3.3/2.5/1.8/1.5/1.2, LVTTL

– SSTL 3/2/18 I, II; HSTL 18/15 I, II


– LVDS, Mini-LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS, Hypertransport

• Programmable On Die Termination (ODT)

– Includes Thevenin Equivalent and low power VTT termination options

■ sysCLOCK Network

• Eight analog PLLs per device

– Frequency range from 15MHz to 1GHz

– Spread spectrum support

• 12 DLLs per device with direct control of I/O delay

– Frequency range from 100MHz to 700MHz

• Extensive clocking network

– 700MHz primary and 325 MHz secondary clocks

– 1GHz I/O-connected edge clocks

• Precision Clock Divider

– Phase matched x2 and x4 division of incoming clocks

• Dynamic Clock Select (DCS)

– Glitch free clock MUX

■ Masked Array for Cost Optimization (MACO) Blocks

• On-chip structured ASIC Blocks provide preengineered IP for low power, low cost system level integration

■ High Performance System Bus

• Ties FPGA elements together with a standard bus framework

– Connects to peripheral user interfaces for run-time dynamic configuration

■ System Level Support

• IEEE standard 1149.1 Boundary Scan, plus ispTRACY internal logic analyzer

• IEEE Standard 1532 in-system configuration

• 1.2V and 1.0V operation

• Onboard oscillator for initialization and general use

• Embedded PowerPC microprocessor interface

• Low cost wire-bond and high pin count flip-chip packaging

• Low cost SPI Flash RAM configuration


  • Q: Does the price of LFSC3GA15E-5F900I devices fluctuate frequently?
  • The FPGAkey search engine monitors the LFSC3GA15E-5F900I inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
  • Q: Do I have to sign up on the website to make an inquiry for LFSC3GA15E-5F900I?
  • No, only submit the quantity, email address and other contact information required for the inquiry of LFSC3GA15E-5F900I, but you need to sign up for the post comments and resource downloads.
  • Q: How can I obtain software development tools related to the Lattice FPGA platform?
  • Lattice's development environment uses Diamone. These recommendations are all reference opinions. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
  • Q: Where can I purchase Lattice LFSC3GA15 Development Boards, Evaluation Boards, or LatticeSC/M Starter Kit? also provide technical information?
  • FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
  • Q: How to obtain LFSC3GA15E-5F900I technical support documents?
  • Enter the "LFSC3GA15E-5F900I" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  • Q: What should I do if I did not receive the technical support for LFSC3GA15E5F900I in time?
  • Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the LFSC3GA15E-5F900I pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

Technical Attributes

  • Number of I/Os

    132 to 942

  • Operating Supply Voltage

    1.2 V

  • Maximum Operating Temperature

    + 105 C

  • Mounting Style


  • Package / Case


  • Minimum Operating Temperature

    - 40℃

  • Packaging


  • Factory Pack Quantity


Technical Documents

  • LFSC3GA15 LatticeSC/M Family Data sheet Download>>

LFSC3GA15E-5F900I PDF Preview

LFSC3GA15E-5F900I Tags

  • Lattice LFSC3GA15
  • LFSC3GA15 development board
  • LatticeSC/M evaluation kit
  • Lattice LatticeSC/M development board
  • LatticeSC/M starter kit
  • LatticeSC/M LFSC3GA15
  • LFSC3GA15 reference design
  • LFSC3GA15 evaluation board
  • LFSC3GA15E-5F900I Datasheet PDF

Other Authorized Distributors (Fpgakey will provide Competitive price from all franchised resource.)

  • BUY
  • arrow
  • LFSC3GA15E-6F900CAAF
  • Lattice Semiconductor Corporation
  • 28
  • 1+ $399.6502
    10+ $371.0979
    25+ $305.6197

  • arrow
  • LFSC3GA15E-7F256C
  • Lattice Semiconductor Corporation
  • 86
  • 1+ $369.8003
    10+ $345.1524
    25+ $304.551

  • verical
  • LFSC3GA15E-6F900CAAF
  • FPGA LatticeSC
  • 28
  • 1+ $265.4000

  • verical
  • LFSC3GA15E-7F256C
  • FPGA LatticeSC Family 15000 Cells 90nm Technology 1.2V 256-Pin FBGA Tray
  • 86
  • 1+ $247.7101

Need Help?


If you have any questions about the product and related issues, Please contact us.