This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.
Home > FPGA Familis > ECP5 Family > LFE5U-85F-6BG381C

Images are for reference only.

LFE5U-85F-6BG381C

Get Latest Price >

$26.380 - $32.355 | 1 Pieces(Min. Order)

Lattice

CABGA-381

Active

Factory Excess Stock / Franchised Distributor

Embedded - FPGAs (Field Programmable Gate Array)

FPGA LatticeECP5 Family 84000 Cells 40nm Technology 1.1V 381-Pin CABGA Tray

Do you want to buy more and get a better price for LFE5U-85F-6BG381C? Please fill in the short form below:
quantity
email
contact
company
content

LFE5U-85F-6BG381C FPGAs Overview

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, highspeed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/O. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards. The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS. The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features. ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.
The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for you to port designs from ECP5UM to ECP5-5G devices to get higher performance.

The Lattice Diamond design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

The Lattice Embedded - FPGAs (Field Programmable Gate Array) series LFE5U-85F-6BG381C is IC FPGA 205 I/O 381CABGA, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at FPGAkey.com, and you can also search for other FPGAs products.
LFE5U-85F-6BG381C
LFE5U-85F-6BG381C

Features

 Higher Logic Density for Increased System Integration
 12K to 84K LUTs
 197 to 365 user programmable I/O
 Embedded SERDES
 270 Mb/s, up to 3.2 Gb/s, SERDES interface(ECP5)
 270 Mb/s, up to 5.0 Gb/s, SERDES interface(ECP5-5G)
 Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
 Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
 sysDSP
 Fully cascadable slice architecture
 12 to 160 slices for high performance multiply and accumulate
 Powerful 54-bit ALU operations
 Time Division Multiplexing MAC Sharing
 Rounding and truncation
 Each slice supports
 Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
 Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
 Flexible Memory Resources
 Up to 3.744 Mb sysMEM Embedded Block RAM (EBR)
 194K to 669K bits distributed RAM
 sysCLOCK Analog PLLs and DLLs
 Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12
 Pre-Engineered Source Synchronous I/O
 DDR registers in I/O cells
 Dedicated read/write levelling functionality
 Dedicated gearing logic
 Source synchronous standards support
 ADC/DAC, 7:1 LVDS, XGMII
 High Speed ADC/DAC devices
 Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate
 Programmable sysI/O Buffer Supports Wide Range of Interfaces
 On-chip termination
 LVTTL and LVCMOS 33/25/18/15/12
 SSTL 18/15 I, II
 HSUL12
 LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS
 subLVDS and SLVS, SoftIP MIPI D-PHY receiver/transmitter interfaces
 Flexible Device Configuration
 Shared bank for configuration I/O
 SPI boot flash interface
 Dual-boot images supported
 Slave SPI
 TransFR I/O for simple field updates
 Single Event Upset (SEU) Mitigation Support
 Soft Error Detect – Embedded hard macro
 Soft Error Correction – Without stopping user operation
 Soft Error Injection – Emulate SEU event to debug system error handling
 System Level Support
 IEEE 1149.1 and IEEE 1532 compliant
 Reveal Logic Analyzer
 On-chip oscillator for initialization and general use
 1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G

FAQ

  • Q: Does the price of LFE5U-85F-6BG381C devices fluctuate frequently?
  • The FPGAkey search engine monitors the LFE5U-85F-6BG381C inventory quantity and price of global electronic component suppliers in real time, and regularly records historical price data. You can view the historical price trends of electronic components to provide a basis for your purchasing decisions.
  • Q: Do I have to sign up on the website to make an inquiry for LFE5U-85F-6BG381C?
  • No, only submit the quantity, email address and other contact information required for the inquiry of LFE5U-85F-6BG381C, but you need to sign up for the post comments and resource downloads.
  • Q: How can I obtain software development tools related to the Lattice FPGA platform?
  • Lattice's development environment uses Diamone. These recommendations are all reference opinions. The specific choice depends on personal habits and functional requirements to specifically select a more suitable match. You can search and download through the FPGA resource channel.
  • Q: Where can I purchase Lattice LFE5U-85 Development Boards, Evaluation Boards, or ECP5 Starter Kit? also provide technical information?
  • FPGAkey does not provide development board purchase services for the time being, but customers often consult about ZedBoard, Basys 3 board, TinyFPGA BX, Nexys4-DDR, Terasic DE10-Nano, Digilent Arty S7, etc. If you need relevant technical information, you can submit feedback information, our technicians will contact you soon.
  • Q: How to obtain LFE5U-85F-6BG381C technical support documents?
  • Enter the "LFE5U-85F-6BG381C" keyword in the search box of the website, or find these through the Download Channel or FPGA Forum .
  • Q: What should I do if I did not receive the technical support for LFE5U85F6BG381C in time?
  • Depending on the time difference between your location and our location, it may take several hours for us to reply, please be patient, our FPGA technical engineer will help you with the LFE5U-85F-6BG381C pinout information, replacement, datasheet in pdf, programming tools, starter kit, etc.

Application Field

  • AI

    Artificial Intelligence

  • 5G Technology

    5G Technology

  • Cloud Computing

    Cloud Computing

  • Consumer Electronics

    Consumer Electronics

  • Wireless

    Wireless Technology

  • Industrial Control

    Industrial Control

  • Internet of Things

    Internet of Things

  • Medical Equipment

    Medical Equipment

Technical Attributes

  • Number of LABs/CLBs

    21000

  • Number of Logic Elements/Cells

    84000

  • Total RAM Bits

    3833856

  • Number of I/O

    205

  • Voltage - Supply

    1.045V ~ 1.155V

  • Mounting Type

    Surface Mount

  • Operating Temperature

    0℃ ~ 85℃ (TJ)

  • Package / Case

    381-FBGA

  • Supplier Device Package

    381-CABGA (17x17)

Technical Documents

Circuit Diagram

LFE5UM5G Ordering Information

LFE5U-85F-6BG381C PDF Preview

LFE5U-85F-6BG381C Tags

  • Lattice LFE5U-85
  • LFE5U-85 development board
  • ECP5 evaluation kit
  • Lattice ECP5 development board
  • ECP5 starter kit
  • ECP5 LFE5U-85
  • LFE5U-85 reference design
  • LFE5U-85 evaluation board
  • LFE5U-85F-6BG381C Datasheet PDF

Other Authorized Distributors (Fpgakey will provide Competitive price from all franchised resource.)

  • DISTRIBUTOR
  • PART NUMBER
  • MANUFACTURER
  • DESCRIPTION
  • STOCK
  • PRICE
  • BUY
  • digikey
  • LFE5U-85F-6BG381C
  • Lattice Semiconductor Corporation
  • IC FPGA 205 I/O 381CABGA
  • 0
  • 90+ $32.3549

  • mouser
  • LFE5U-85F-6BG381C
  • Lattice Semiconductor Corporation
  • 124
  • 1+ $31.2500
    25+ $27.4700
    100+ $26.3800

Need Help?

Support

If you have any questions about the product and related issues, Please contact us.