$25.589 - $30.763 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
Contact NowFPGAKey Technical Documents
Download Datasheet Higher Logic Density for Increased System Integration
• 17K to 149K LUTs
• 116 to 586 I/Os Embedded SERDES
• 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes
• Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols
• Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO
sysDSP
• Fully cascadable slice architecture
• 12 to 160 slices for high performance multiply and accumulate
• Powerful 54-bit ALU operations
• Time Division Multiplexing MAC Sharing
• Rounding and truncation
• Each slice supports
— Half 36x36, two 18x18 or four 9x9 multipliers
— Advanced 18x36 MAC and 18x18 MultiplyMultiply-Accumulate (MMAC) operations
Flexible Memory Resources
• Up to 6.85Mbits sysMEM Embedded Block RAM (EBR)
• 36K to 303K bits distributed RAM
sysCLOCK Analog PLLs and DLLs
• Two DLLs and up to ten PLLs per device
Pre-Engineered Source Synchronous I/O
• DDR registers in I/O cells
• Dedicated read/write levelling functionality
• Dedicated gearing logic
• Source synchronous standards support
— ADC/DAC, 7:1 LVDS, XGMII
— High Speed ADC/DAC devices
• Dedicated DDR/DDR2/DDR3 memory with DQS support
• Optional Inter-Symbol Interference (ISI) correction on outputs
Programmable sysI/O Buffer Supports Wide Range of Interfaces
• On-chip termination
• Optional equalization filter on inputs
• LVTTL and LVCMOS 33/25/18/15/12
• SSTL 33/25/18/15 I, II
• HSTL15 I and HSTL18 I, II
• PCI and Differential HSTL, SSTL
• LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS
Flexible Device Configuration
• Dedicated bank for configuration I/Os
• SPI boot flash interface
• Dual-boot images supported
• Slave SPI
• TransFR I/O for simple field updates
• Soft Error Detect embedded macro
System Level Support
• IEEE 1149.1 and IEEE 1532 compliant
• Reveal Logic Analyzer
• ORCAstra FPGA configuration utility
• On-chip oscillator for initialization & general use
• 1.2 V core power supply
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
Specification | Value |
---|---|
Number of Gates | 17 K |
Number of Logic Blocks | 38 |
Embedded Block RAM - EBR | 700 Kbit |
Number of I/Os | 116 |
Operating Supply Voltage | 1.2 V |
Maximum Operating Temperature | + 85℃ |
Mounting Style | SMD/SMT |
Package / Case | CSBGA-328 |
Distributed RAM | 36 Kbit |
Minimum Operating Temperature | - 40℃ |
Operating Supply Current | 49.4 mA |
Packaging | Tray |
Factory Pack Quantity | 168 |
FPGA LatticeECP3 Family 17000 Cells 65nm Technology 1.2V 328-Pin CSBGA Tray
FPGA LatticeECP3 Family 17000 Cells 65nm Technology 1.2V 328-Pin CSBGA Tray
FPGA - Field Programmable Gate Array 17.3K LUTs, 222 I/O, 1.2V, -8 Speed
FPGA - Field Programmable Gate Array 17.3K LUTs, 222 I/O, 1.2V, -8 Speed, IND
1+ $30.7634
25+ $26.5183
100+ $25.5887
Support