$15.21 - $48 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe LCMXO2280C-5TN of MachXO family is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.
The LCMXO2280C-5TN devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, highsecurity, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER design tools from Lattice allow complex designs to be efficiently implemented using the LCMXO2280C-5TN devices. Popular logic synthesis tools provide synthesis library support for LCMXO2280. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
Non-volatile, Infinitely Reconfigurable
• Instant-on
– powers up in microseconds
• Single chip, no external configuration memory required
• Excellent design security, no bit stream to intercept
• Reconfigure SRAM based logic in milliseconds
• SRAM and non-volatile memory programmable through JTAG port
• Supports background programming of non-volatile memory
Sleep Mode
• Allows up to 100x static current reduction
TransFR Reconfiguration (TFR)
• In-field logic update while system operates
High I/O to Logic Density
• 256 to 2280 LUT4s
• 73 to 271 I/Os with extensive package options
• Density migration supported
• Lead free/RoHS compliant packaging
Embedded and Distributed Memory
• Up to 27.6 Kbits sysMEM Embedded Block RAM
• Up to 7.7 Kbits distributed RAM
• Dedicated FIFO control logic
Flexible I/O Buffer
• Programmable sysIO buffer supports wide range of interfaces:
— LVCMOS 3.3/2.5/1.8/1.5/1.2
— LVTTL
— PCI
— LVDS, Bus-LVDS, LVPECL, RSDS
sysCLOCK PLLs
• Up to two analog PLLs per device
• Clock multiply, divide, and phase shifting
System Level Support
• IEEE Standard 1149.1 Boundary Scan
• Onboard oscillator
• Devices operate with 3.3 V, 2.5 V, 1.8 V or 1.2 V power supply
• IEEE 1532 compliant in-system programming
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $19.3606
5+ $19.116
10+ $18.9296
25+ $18.5569
50+ $18.1608
100+ $17.7181
90+ $23.9092
1+ $29.2079
25+ $25.6341
100+ $24.6336
1+ $33.1883
25+ $28.9346
100+ $25.14
60+ $27.8778
1+ $27.9200
25+ $24.3400
100+ $21.1500
1+ $24.8000
25+ $21.7700
100+ $20.9100
1+ $27.9200
5+ $26.7300
10+ $25.5300
25+ $24.3400
50+ $22.7500
100+ $21.1500
1+ $48.32
5+ $42.28
20+ $40.77
50+ $36.24
100+ $26.727
1+ $16.6200
5+ $16.4100
10+ $16.2500
25+ $15.9300
50+ $15.5900
100+ $15.2100
Support