$3.4 - $733 | 1 Pieces(Min. Order)
For product pricing customization or other inquiries
FPGAKey Technical Documents
Download DatasheetThe MachXO's LCMXO1200C-3F256C is optimized to meet the requirements of applications traditionally addressed by CPLDs and low capacity FPGAs: glue logic, bus bridging, bus interfacing, power-up control, and control logic. These devices bring together the best features of CPLD and FPGA devices on a single chip.
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flexible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, highsecurity, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for LCMXO1200. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the LCMXO1200C-3F256C device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
Non-volatile, Infinitely Reconfigurable
• Instant-on
– powers up in microseconds
• Single chip, no external configuration memory required
• Excellent design security, no bit stream to intercept
• Reconfigure SRAM based logic in milliseconds
• SRAM and non-volatile memory programmable through JTAG port
• Supports background programming of non-volatile memory
Sleep Mode
• Allows up to 100x static current reduction
TransFR Reconfiguration (TFR)
• In-field logic update while system operates
High I/O to Logic Density
• 256 to 2280 LUT4s
• 73 to 271 I/Os with extensive package options
• Density migration supported
• Lead free/RoHS compliant packaging
Embedded and Distributed Memory
• Up to 27.6 Kbits sysMEM Embedded Block RAM
• Up to 7.7 Kbits distributed RAM
• Dedicated FIFO control logic
Flexible I/O Buffer
• Programmable sysIO buffer supports wide range of interfaces:
— LVCMOS 3.3/2.5/1.8/1.5/1.2
— LVTTL
— PCI
— LVDS, Bus-LVDS, LVPECL, RSDS
sysCLOCK PLLs
• Up to two analog PLLs per device
• Clock multiply, divide, and phase shifting
System Level Support
• IEEE Standard 1149.1 Boundary Scan
• Onboard oscillator
• Devices operate with 3.3 V, 2.5 V, 1.8 V or 1.2 V power supply
• IEEE 1532 compliant in-system programming
Artificial Intelligence
5G Technology
Cloud Computing
Consumer Electronics
Wireless Technology
Industrial Control
Internet of Things
Medical Equipment
1+ $16.0328
10+ $15.8726
50+ $15.7137
100+ $15.5561
1+ $12.5429
1+ $4.4931
25+ $4.4348
100+ $4.318
500+ $4.213
1000+ $4.1663
2500+ $4.1197
5000+ $4.0613
10000+ $4.0146
25000+ $3.9679
90+ $11.0500
900+ $10.7800
9000+ $9.2380
45000+ $8.4980
90000+ $8.4930
450+ $12.3600
4500+ $11.9700
45000+ $9.7320
225000+ $8.7080
450000+ $8.7020
1+ $24.3445
25+ $21.2051
100+ $19.9214
119+ $16.3605
119+ $733.0344
1+ $21.2563
25+ $18.6811
100+ $17.9514
90+ $17.6717
1+ $18.3400
25+ $16.1100
100+ $15.4700
1+ $13.7632
10+ $13.6257
25+ $13.4893
100+ $13.3540
3+ $10.7100
3+ $3.8500
25+ $3.8000
100+ $3.7000
500+ $3.6100
1000+ $3.5700
2500+ $3.5300
5000+ $3.4800
10000+ $3.4400
25000+ $3.4000
14+ $16.4970
25+ $14.4986
100+ $14.4428
Support